

CA-IS373x High-Speed Triple-Channel Digital Isolators

1. Features

- **Robust Galvanic Isolation of Digital Signals**
 - High lifetime: >40 years
 - Up to 3750 V_{RMS} (narrow body packages) and 5000 V_{RMS}(wide body packages) isolation rating
 - ±150 kV/μs typical CMTI
 - Wide operating temperature range: -40°C to 125°C
 - Schmitt trigger inputs
- **Interfaces Directly with Most MCUs and FPGAs**
 - Data rate: DC to 150Mbps
 - Accepts 2.5V to 5.5V supply range
 - Default output *High* (CA-IS373xH) and *Low* (CA-IS373xL) Options
- **Low Power Consumption**
 - 1.5mA per channel @ 1Mbps, V_{DD_} = 5.0V
 - 6.6mA per channel @ 100Mbps, V_{DD_} = 5.0V
- **Best in class propagation delay and skew**
 - 12ns typical propagation delay
 - 2ns propagation delay skew (chip -to-chip)
 - 1ns pulse width distortion
 - 5ns minimum pulse width
- **No Start-Up Initialization Required**
- **Enable Control Input with internal pull-up**
- **Package Options**
 - Narrow-body SOIC16-NB(N) package
 - Narrow-body SSOP16-NB(B)
 - Wide-body SOIC16-WB(W) package
- **Safety Regulatory Approvals**
 - VDE 0884-11 isolation certification
 - UL According to UL1577
 - IEC 62368-1, IEC 61010-1, GB 4943.1-2011 and GB 8898-2011 certifications

2. Applications

- Industrial Automation
- Motor Control
- Medical Systems
- Isolated Power Supplies
- Solar Inverters
- Isolated SPI, RS485, CAN

3. General Description

The CA-IS373x devices are high-performance triple-channel digital isolators with up to 3.75kV_{RMS} (narrow-body package) or 5kV_{RMS} (wide-body package) isolation rating and DC to 150Mbps ultra-fast data rate. The CA-IS373x devices offer high electromagnetic immunity and low emissions at low power consumption while isolating different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry. Each isolation channel has a logic input and output buffer separated by capacitive silicon dioxide (SiO₂) insulation barrier, the integrated Schmitt trigger on each input provide excellent noise immunity.


The CA-IS3730 features 3 channels transferring digital signals in one direction for applications such as isolated digital I/Os. The CA-IS3731 device has 2 forward and 1 reverse-direction channels. All of the devices in this family come with enable pins which can be used to put the outputs in high impedance for multi-master driving applications to reduce power consumption. When the input is either not powered or is open-circuit, the default output is low for devices with suffix L and high for devices with suffix H, see the *Ordering Information* for suffixes associated with each option.

The CA-IS373x family devices are specified over the -40°C to +125°C operating temperature range. Both CA-IS3730 and CA-IS3731 are available in 16-pin SOIC narrow body package and 16-pin SOIC wide body package. Also, the CA-IS3731 provides 16-pin SSOP narrow body package.

Device information

Part number	Package	Package size (NOM)
CA-IS3730	SOIC16-NB (N)	9.90 mm × 3.90 mm
CA-IS3731	SOIC16-WB(W)	10.30 mm × 7.50 mm
CA-IS3731	SSOP16-NB(B)	4.90 mm × 3.90 mm

Simplified Channel Structure



GND A and GND B are the isolated grounds for A side and B side respectively.

4. Ordering Information

Table 4-1. Ordering Information

Part Number	Number of Inputs A Side	Number of Inputs B Side	Default Output	Isolation Rating (kV)	Output Enable	Package
CA-IS3730LN	3	0	Low	3.75	Yes	SOIC16-NB
CA-IS3730LW	3	0	Low	5.0	Yes	SOIC16-WB
CA-IS3730HN	3	0	High	3.75	Yes	SOIC16-NB
CA-IS3730HW	3	0	High	5.0	Yes	SOIC16-WB
CA-IS3731LB	2	1	Low	3.75	Yes	SSOP16-NB
CA-IS3731LN	2	1	Low	3.75	Yes	SOIC16-NB
CA-IS3731LW	2	1	Low	5.0	Yes	SOIC16-WB
CA-IS3731HB	2	1	High	3.75	Yes	SSOP16-NB
CA-IS3731HN	2	1	High	3.75	Yes	SOIC16-NB
CA-IS3731HW	2	1	High	5.0	Yes	SOIC16-WB

Contents

1.	Features	1			
2.	Applications	1	8.	Parameter Measurement Information	15
3.	General Description	1	9.	Detailed Description	17
4.	Ordering Information	2	9.1.	Overview	17
5.	Revision History	3	9.2.	Functional Block Diagram	17
6.	Pin Configuration and Functions	4	9.3.	Device Operation Modes	18
7.	Specifications	5	10.	Application and Implementation	18
7.1.	Absolute Maximum Ratings ¹	5	11.	Package Information	20
7.2.	ESD Ratings.....	5	11.1.	16-Pin Wide Body SOIC Package Outline	20
7.3.	Recommended Operating Conditions	5	11.2.	16-Pin Narrow Body SOIC Package Outline.....	21
7.4.	Thermal Information	6	11.3.	16-Pin Narrow Body SSOP Package Outline.....	22
7.5.	Power Rating	6	12.	Soldering Temperature (reflow) Profile	23
7.6.	Insulation Specifications.....	7	13.	Tape and Reel Information	24
7.7.	Safety-Related Certifications	8	14.	Important statement	25
7.8.	Electrical Characteristics	9			
7.9.	Supply Current Characteristics	10			

5. Revision History

Revision Number	Description	Page Changed
Version 1.0	N/A	N/A
Version 1.01	Changed V_{IORM} to 1414V, changed V_{IOWM} AC RMS value to 1000V and DC value to 1414V. Updated Power Ratings table.	7,11, 12, 13
Version 1.02	Added CA-IS3731LB part.	2

6. Pin Configuration and Functions




Figure 6-1. CA-IS373x pin configuration

Table 6-1. CA-IS373x pin description and function

16-SOIC/16-SSOP Pin#		Name	Type	Description
CA-IS3730	CA-IS3731			
1	1	VDDA	Supply	Power supply for side A.
2, 8	2, 8	GNDA	Ground	Ground reference for side A.
3	3	VI1	Digital I/O	Digital input 1 on side A, corresponds to logic output 1 on side B.
4	4	VI2	Digital I/O	Digital input 2 on side A, corresponds to logic output 2 on side B.
5	12	VI3	Digital I/O	Digital input 3 on side A/B, corresponds to logic output 3 on side B/A.
6, 7	6	NC ¹	No Connect	Not internally connected. They can be left floating, tied to VDDA or tied to GNDA.
-	7	ENA ²	Digital I/O	Output enable A. Output pin on side A is enabled when ENA is high or floating; Output pin on side A is open and in high-impedance state when ENA is low.
9, 15	9, 15	GNDB	Ground	Ground reference for side B.
11	11	NC ¹	No Connect	Not internally connected. They can be left floating, tied to VDDB or tied to GNDB.
10	10	ENB ²	Digital I/O	Output enable B. Output pin on side B is enabled when ENB is high or floating; Output pin on side B is open and in high-impedance state when ENB is low.
12	5	VO3	Digital I/O	Digital output 3 on side B/A, VO3 is the logic output for the VI3 input on side A/B.
13	13	VO2	Digital I/O	Digital output 2 on side B, VO2 is the logic output for the VI2 input on side A.
14	14	VO1	Digital I/O	Digital output 1 on side B, VO1 is the logic output for the VI1 input on side A.
16	16	VDDB	Supply	Power supply for side B.

Notes:

1. No Connect. These pins are not internally connected. They can be left floating, tied to VDD_ or tied to GND.
2. Enable inputs ENA and ENB can be used to put the respective outputs in high impedance for multi master driving applications, external clock synchronization etc. With internal pull-up resistors, these pins can be connected to logic high or left floating to enable the outputs. If ENA, ENB are unused, it is recommended to connect these pins to a logic level, especially in the noisy environment.

7. Specifications

7.1. Absolute Maximum Ratings¹

Parameters		Minimum value	Maximum value	Unit
V_{DDA}, V_{DDB}	Power supply voltage ²	-0.5	7.0	V
V_{IN}	Voltage at VI_x, VO_x, EN_x	-0.5	$V_{DD}+0.5$ ³	V
I_O	Output current	-20	20	mA
T_J	Junction temperature		150	°C
T_{STG}	Storage temperature range	-65	150	°C

Notes:

- The stresses listed under “Absolute Maximum Ratings” are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- All voltage values are with respect to the local ground terminal (GNDA or GNDB) and are peak voltage values.
- Maximum voltage must not be exceed 7 V.

7.2. ESD Ratings

		Numerical value	Unit
V_{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ¹	±6000	V
	Charged device model (CDM), per JEDEC Specification JESD22-C101, all pins ²	±2000	V

Notes:

- Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- JEDEC document JEP157, 250V HBM allows safe manufacturing of standard ESD control process.

7.3. Recommended Operating Conditions

PARAMETER		MIN	TYPE	MAX	UNIT
V_{DDA}, V_{DDB}	Supply voltage on side A, B	2.375	3.30	5.50	V
$V_{DD} (UVLO+)$	V_{DD} Undervoltage-Lockout Threshold When Supply Voltage is Rising	1.95	2.24	2.375	V
$V_{DD} (UVLO-)$	V_{DD} Undervoltage-Lockout Threshold When Supply Voltage is Falling	1.88	2.10	2.325	V
$V_{HYS} (UVLO)$	V_{DD} Undervoltage-Lockout Threshold Hysteresis	70	140	250	mV
I_{OH}	High-level Output Current	$V_{DDO}^1 = 5V$	-4		mA
		$V_{DDO} = 3.3V$	-2		
		$V_{DDO} = 2.5V$	-1		
I_{OL}	Low-level Output Current	$V_{DDO} = 5V$		4	mA
		$V_{DDO} = 3.3V$		2	
		$V_{DDO} = 2.5V$		1	
V_{IH}	High-level Input Voltage	2.0			V
V_{IL}	Low-level Input Voltage			0.8	V
DR	Data Rate	0		150	Mbps
T_A	Ambient Temperature	-40	27	125	°C

Note:

- $V_{DDO} =$ Output-side supply V_{DD} .

7.4. Thermal Information

Thermal Metric	CA-IS373x			Unit
	SOIC16-NB(N)	SOIC16-WB(W)	SSOP16-NB(B)	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	96.2	83.4	110	°C/W

7.5. Power Rating

Parameters	Test conditions	MIN	TYPE	MAX	Unit
CA-IS3730					
P_D Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5\text{ V}$, $C_L = 15\text{ pF}$, $T_J = 150^\circ\text{C}$, Input a 75-MHz 50% duty cycle square wave.			252	mW
P_{DA} Maximum Power Dissipation on Side-A				27	mW
P_{DB} Maximum Power Dissipation on Side-B				225	mW
CA-IS3731					
P_D Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5\text{ V}$, $C_L = 15\text{ pF}$, $T_J = 150^\circ\text{C}$, Input a 75-MHz 50% duty cycle square wave.			252	mW
P_{DA} Maximum Power Dissipation on Side-A				92	mW
P_{DB} Maximum Power Dissipation on Side-B				160	mW

7.6. Insulation Specifications

Parameters		Test conditions	Value		Unit
			W	N, B	
CLR	External clearance	Shortest terminal-to-terminal distance through air	8	4	mm
CPG	External creepage	Shortest terminal-to-terminal distance across the package surface	8	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	19	19	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	>600	V
	Material group	Per IEC 60664-1	I	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-IV	I-III	
		Rated mains voltage ≤ 400 V _{RMS}	I-IV	I-III	
		Rated mains voltage ≤ 600 V _{RMS}	I-III	N/A	
DIN V VDE V 0884-11:2017-01¹					
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	566	V _{PK}
V _{IOWM}	Maximum operating isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDB) test	1000	400	V _{RMS}
		DC voltage	1414	566	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t=60 s (certified); V _{TEST} = 1.2 × V _{IOTM} , t=1 s (100% product test)	7070	5300	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ²	Test method per IEC 60065, 1.2/50 μs waveform, V _{TEST} = 1.6 × V _{IOSM} (production test)	6250	5000	V _{PK}
Q _{pd}	Apparent charge ³	Method a, after input/output safety test of the subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤5	≤5	pC
		Method a, after environmental test of the subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤5	≤5	
		Method b, at routine test (100% production test) and preconditioning (type test) V _{ini} = 1.2 × V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤5	≤5	
C _{IO}	Barrier capacitance, input to output ⁴	V _{IO} = 0.4 × sin (2πft), f = 1 MHz	~0.5	~0.5	pF
R _{IO}	Isolation resistance ⁴	V _{IO} = 500 V, T _A = 25°C	>10 ¹²	>10 ¹²	Ω
		V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	>10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹	>10 ⁹	
	Pollution degree		2	2	
UL 1577					
V _{ISO}	Maximum withstanding isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification) V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production test)	5000	3750	V _{RMS}
Notes:					
1. This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.					
2. Devices are immersed in oil during surge characterization.					
3. The characterization charge is discharging charge (pd) caused by partial discharge.					
4. Capacitance and resistance are measured with all pins on field-side and logic-side tied together.					

7.7. Safety-Related Certifications

VDE	UL	CQC	TUV
Certified according to DIN VDE V 0884-11:2017-01	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011 and GB 8898-2011	Certified according to EN/IEC 61010-1:2010 (3rd Ed) and EN /IEC 62368-1:2014+A11:2017
Maximum transient isolation voltage: 7070V _{pk} (SOIC16-W), 5300V _{pk} (SOIC16-N) 5300V _{pk} (SSOP16-B)	SOP16-N: 3750 V _{RMS} ; SOP16-W: 5000 V _{RMS}	SOP16-N: Basic insulation, 400 V _{RMS} maximum working voltage; SOP16-W: Reinforced insulation, 1000 V _{RMS} maximum working voltage (Altitude ≤ 5000 m)	5000 V _{RMS} (SOP16-W) insulation and 3750 V _{RMS} (SOP16-N) insulation per EN/IEC 61010-1:2010 (3rd Ed) and EN /IEC 62368-1:2014+A11:2017, working voltage is up to 1000 V _{RMS} (SOP16-W) and 400 V _{RMS} (SOP16-N)
Certificate number: 40052786	Certificate number : E511334	Certificate number SOP16-N: CQC20001251750 SOP16-W: CQC20001251466	CB Certificate number: JPTUV-111116; DE 2-027880 AK Certificate number: AK 50474784 0001; AK 50474786 0001

Shanghai Chipanalog Microelectronics Co., Ltd.

7.8. Electrical Characteristics
 $V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$, $T_A = -40\text{ to }125^\circ\text{C}$

Parameters	Test conditions	MIN	TYPE	MAX	UNIT
V_{OH} High-level Output Voltage	$I_{OH} = -4\text{mA}$; See Figure 8-2	$V_{DDO}^{1-0.4}$	4.8		V
V_{OL} Low-level Output Voltage	$I_{OL} = 4\text{mA}$; See Figure 8-2	0.2	0.4		V
$V_{IT+(IN)}$ Rising input switching threshold		1.4	1.7	1.9	V
$V_{IT-(IN)}$ Falling input switching threshold		1.0	1.3	1.5	V
$V_{I(HYS)}$ Input Threshold Hysteresis		0.30	0.44	0.50	V
I_{IH} High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	μA
I_{IL} Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			μA
Z_O Output Impedance ²			50		Ω
CMTI Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{ V}$; See Figure 8-4	100	150		$\text{kV}/\mu\text{s}$
C_I Input Capacitance ³	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1\text{ MHz}$, $V_{DD} = 5\text{ V}$		2		pF

Note:

- V_{DDI} = Input-side supply V_{DD} , V_{DDO} = Output-side supply V_{DD} .
- The nominal output impedance of each isolator driver is $50\ \Omega \pm 40\%$.
- Measured from pin to Ground.

 $V_{DDA} = V_{DDB} = 3.3\text{ V} \pm 10\%$, $T_A = -40\text{ to }125^\circ\text{C}$

Parameters	Test conditions	MIN	TYPE	MAX	UNIT
V_{OH} High-level Output Voltage	$I_{OH} = -4\text{mA}$; See Figure 8-2	$V_{DDO}^{1-0.4}$	3.1		V
V_{OL} Low-level Output Voltage	$I_{OL} = 4\text{mA}$; See Figure 8-2	0.2	0.4		V
$V_{IT+(IN)}$ Rising input switching threshold		1.4	1.7	1.9	V
$V_{IT-(IN)}$ Falling input switching threshold		1.0	1.3	1.5	V
$V_{I(HYS)}$ Input Threshold Hysteresis		0.30	0.44	0.50	V
I_{IH} High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	μA
I_{IL} Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			μA
Z_O Output Impedance ²			50		Ω
CMTI Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{ V}$; See Figure 8-4	100	150		$\text{kV}/\mu\text{s}$
C_I Input Capacitance ³	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1\text{ MHz}$, $V_{DD} = 3.3\text{ V}$		2		pF

Note:

- V_{DDI} = Input-side supply V_{DD} , V_{DDO} = Output-side supply V_{DD} .
- The nominal output impedance of each isolator driver is $50\ \Omega \pm 40\%$.
- Measured from pin to Ground.

 $V_{DDA} = V_{DDB} = 2.5\text{ V} \pm 10\%$, $T_A = -40\text{ to }125^\circ\text{C}$

Parameters	Test conditions	MIN	TYPE	MAX	UNIT
V_{OH} High-level Output Voltage	$I_{OH} = -4\text{mA}$; See Figure 8-2	$V_{DDO}^{1-0.4}$	2.3		V
V_{OL} Low-level Output Voltage	$I_{OL} = 4\text{mA}$; See Figure 8-2	0.2	0.4		V
$V_{IT+(IN)}$ Rising input switching threshold		1.4	1.7	1.9	V
$V_{IT-(IN)}$ Falling input switching threshold		1.0	1.3	1.5	V
$V_{I(HYS)}$ Input Threshold Hysteresis		0.30	0.44	0.50	V
I_{IH} High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	μA
I_{IL} Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			μA
Z_O Output Impedance ²			50		Ω
CMTI Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{ V}$; See Figure 8-4	100	150		$\text{kV}/\mu\text{s}$
C_I Input Capacitance ³	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1\text{ MHz}$, $V_{DD} = 2.5\text{ V}$		2		pF

Notes:

- V_{DDI} = Input-side supply V_{DD} , V_{DDO} = Output-side supply V_{DD} .
- The nominal output impedance of each isolator driver is $50\ \Omega \pm 40\%$.
- Measured from pin to Ground.

CA-IS3730, CA-IS3731

Version 1.02, 2022/08/08

Shanghai Chipanalog Microelectronics Co., Ltd.

7.9. Supply Current Characteristics
 $V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$, $T_A = -40$ to 125°C

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
CA-IS3730						
Supply Current – Outputs disabled	ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	I_{DDA}		1.0	1.4	mA
		I_{DDB}		1.7	2.7	
	ENB = 0 V; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	I_{DDA}		3.5	5.3	
		I_{DDB}		1.9	2.8	
Supply Current – DC Signal	ENB = V_{DDB} ; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	I_{DDA}		1.0	1.4	
		I_{DDB}		1.9	2.9	
	ENB = V_{DDB} ; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	I_{DDA}		3.5	5.3	
		I_{DDB}		2.1	3.0	
Supply Current – AC Signal	ENB = V_{DDB} ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	I_{DDA}		2.2	4.5
			I_{DDB}		2.4	5.4
		10Mbps (5MHz)	I_{DDA}		2.2	4.5
			I_{DDB}		3.9	8.8
		100Mbps (50MHz)	I_{DDA}		2.2	4.5
			I_{DDB}		18.1	42
CA-IS3731						
Supply Current – Outputs disabled	ENA = ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}^1$ (CA-IS3731H)	I_{DDA}		1.4	2.1	mA
		I_{DDB}		1.8	2.7	
	ENA = ENB = 0 V; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	I_{DDA}		3.0	4.9	
		I_{DDB}		2.6	4.1	
Supply Current – DC Signal	ENA = ENB = V_{DDI} ; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}$ (CA-IS3731H)	I_{DDA}		1.4	2.2	
		I_{DDB}		1.9	2.9	
	ENA = ENB = V_{DDI} ; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	I_{DDA}		3.1	5.0	
		I_{DDB}		2.8	4.4	
Supply Current – AC Signal	ENA = ENB = V_{DDI} ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	I_{DDA}		2.7	4.1
			I_{DDB}		3.2	4.8
		10Mbps (5MHz)	I_{DDA}		6.5	9.1
			I_{DDB}		10.5	15.8
		100Mbps (50MHz)	I_{DDA}		12.9	18.5
			I_{DDB}		22.4	36.0
Note:						
1. V_{DDI} = Input-side supply voltage V_{DD} .						

$V_{DDA} = V_{DDB} = 3.3\text{ V} \pm 10\%$, $T_A = -40\text{ to }125^\circ\text{C}$

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
CA-IS3730						
Supply Current – Outputs disabled	ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	I_{DDA}	1.0	1.4	mA	
		I_{DDB}	1.6	2.5		
	ENB = 0 V; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	I_{DDA}	3.4	5.2		
		I_{DDB}	1.8	2.6		
Supply Current – DC Signal	ENB = V_{DDB} ; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	I_{DDA}	1.0	1.4		
		I_{DDB}	1.8	2.7		
	ENB = V_{DDB} ; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	I_{DDA}	3.4	5.2		
		I_{DDB}	2.0	2.8		
Supply Current – AC Signal	ENB = V_{DDB} ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 3.3V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	I_{DDA}	2.2	3.3	
		10Mbps (5MHz)	I_{DDB}	2.6	3.7	
			I_{DDA}	2.3	3.5	
		100Mbps (50MHz)	I_{DDB}	9.2	12.3	
			I_{DDA}	3.0	4.5	
		I_{DDB}	19.2	26.9		
CA-IS3731						
Supply Current – Outputs disabled	ENA = ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}^1$ (CA-IS3731H)	I_{DDA}	1.5	2.1	mA	
		I_{DDB}	1.9	2.7		
	ENA = ENB = 0 V; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	I_{DDA}	3.1	4.8		
		I_{DDB}	2.6	4.1		
Supply Current – DC Signal	ENA = ENB = V_{DDI} ; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}$ (CA-IS3731H)	I_{DDA}	1.4	2.1		
		I_{DDB}	1.8	2.8		
	ENA = ENB = V_{DDI} ; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	I_{DDA}	3.0	4.8		
		I_{DDB}	2.7	4.2		
Supply Current – AC Signal	ENA=ENB = V_{DDI} ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 3.3V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	I_{DDA}	2.5	3.8	
		10Mbps (5MHz)	I_{DDB}	2.8	4.2	
			I_{DDA}	5.0	7.1	
		100Mbps (50MHz)	I_{DDB}	7.6	11.4	
			I_{DDA}	9.2	13.1	
		I_{DDB}	15.2	24.0		
Note:						
1. V_{DDI} = Input-side supply voltage V_{DD} .						

CA-IS3730, CA-IS3731
Version 1.02, 2022/08/08

Shanghai Chipanalog Microelectronics Co., Ltd.

 $V_{DDA} = V_{DDB} = 2.5\text{ V} \pm 10\%$, $T_A = -40$ to 125°C

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
CA-IS3730						
Supply Current – Disable	ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	I_{DDA}		1.1	1.7	mA
		I_{DDB}		1.7	2.5	
	ENB = 0 V; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	I_{DDA}		3.3	5.1	
		I_{DDB}		1.8	2.7	
Supply Current – DC Signal	ENB = V_{DDB} ; $V_{IN} = 0\text{V}$ (CA-IS3730L); $V_{IN} = V_{DDA}$ (CA-IS3730H)	I_{DDA}		1.1	1.7	
		I_{DDB}		1.8	2.6	
	ENB = V_{DDB} ; $V_{IN} = V_{DDA}$ (CA-IS3730L); $V_{IN} = 0\text{V}$ (CA-IS3730H)	I_{DDA}		3.4	5.2	
		I_{DDB}		1.9	2.8	
Supply Current – AC Signal	ENB = V_{DDB} ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 2.5V Amplitude; CL = 15 pF for Each Channel.	1Mbps (500kHz)	I_{DDA}		2.2	3.3
			I_{DDB}		2.4	3.4
		10Mbps (5MHz)	I_{DDA}		2.3	3.4
			I_{DDB}		7.3	9.9
		100Mbps (50MHz)	I_{DDA}		2.8	4.2
			I_{DDB}		14.4	19.5
CA-IS3731						
Supply Current – Disable	ENA = ENB = 0 V; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}^1$ (CA-IS3731H)	I_{DDA}		1.3	2.0	mA
		I_{DDB}		1.7	2.6	
	ENA = ENB = 0 V; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	I_{DDA}		3.0	4.7	
		I_{DDB}		2.6	4.0	
Supply Current – DC Signal	ENA = ENB = V_{DDI} ; $V_{IN} = 0\text{V}$ (CA-IS3731L); $V_{IN} = V_{DDI}$ (CA-IS3731H)	I_{DDA}		1.3	2.1	
		I_{DDB}		1.8	2.7	
	ENA = ENB = V_{DDI} ; $V_{IN} = V_{DDI}$ (CA-IS3731L); $V_{IN} = 0\text{V}$ (CA-IS3731H)	I_{DDA}		3.0	4.8	
		I_{DDB}		2.6	4.2	
Supply Current – AC Signal	ENA=ENB = V_{DDI} ; All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 2.5V Amplitude; CL = 15 pF for Each Channel.	1Mbps (500kHz)	I_{DDA}		2.4	3.7
			I_{DDB}		2.6	4.0
		10Mbps (5MHz)	I_{DDA}		4.3	6.2
			I_{DDB}		6.3	9.3
		100Mbps (50MHz)	I_{DDA}		7.4	10.6
			I_{DDB}		11.7	18.2
Note:						
1. V_{DDI} = Input-side supply V_{DD} .						

7.10. Timing Characteristics
 $V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$, $T_A = -40\text{ to }125^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR	Data Rate		0		150	Mbps
PW_{\min}	Minimum Pulse Width				5	ns
t_{PLH}, t_{PHL}	Propagation Delay Time	See Figure 8-1	5.0	12.0	15.0	ns
PWD	Pulse Width Distortion $ t_{PLH} - t_{PHL} $		0.2	4.5	ns	
$t_{sk(o)}$	Channel-to-Channel Output Skew Time ¹	Same-direction channels		0.4	2.5	ns
$t_{sk(pp)}$	Part-to-Part Output Skew Time ²		2.0	4.0	ns	
t_r	Output Signal Rise Time	See Figure 8-1		2.5	4.0	ns
t_f	Output Signal Fall Time	See Figure 8-1		2.5	4.0	ns
t_{PHZ}	Disable Propagation Delay, High to High Impedance Output	See Figure 8-2		8	13	ns
t_{PLZ}	Disable Propagation Delay, Low to High Impedance Output		8	17	ns	
t_{PZH}	Enable Propagation Delay, High Impedance to High Output		CA-IS373xL	10	20	ns
			CA-IS373xH	15	30	ns
t_{PZL}	Enable Propagation Delay, High Impedance to Low Output		CA-IS373xL	10	25	ns
		CA-IS373xH	15	30	ns	
t_{DO}	Default Output Delay Time from Input Power Loss	See Figure 8-3		0.1	0.3	μs
t_{SU}	Start-up Time			15	40	μs

Notes:

- $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

 $V_{DDA} = V_{DDB} = 3.3\text{ V} \pm 10\%$, $T_A = -40\text{ to }125^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR	Data Rate		0		150	Mbps
PW_{\min}	Minimum Pulse Width				5.0	ns
t_{PLH}, t_{PHL}	Propagation Delay Time	See Figure 8-1	5.0	12.0	15.0	ns
PWD	Pulse Width Distortion $ t_{PLH} - t_{PHL} $		0.2	4.5	ns	
$t_{sk(o)}$	Channel-to-Channel Output Skew Time ¹	Same-direction channels		0.4	2.5	ns
$t_{sk(pp)}$	Part-to-Part Output Skew Time ²		2.0	4.5	ns	
t_r	Output Signal Rise Time	See Figure 8-1		2.5	4.0	ns
t_f	Output Signal Fall Time	See Figure 8-1		2.5	4.0	ns
t_{PHZ}	Disable Propagation Delay, High to High Impedance Output	See Figure 8-2		12	19	ns
t_{PLZ}	Disable Propagation Delay, Low to High Impedance Output		14	26	ns	
t_{PZH}	Enable Propagation Delay, High Impedance to High Output		CA-IS373xL	10	20	ns
			CA-IS373xH	8	15	ns
t_{PZL}	Enable Propagation Delay, High Impedance to Low Output		CA-IS373xL	8	20	ns
		CA-IS373xH	10	20	ns	
t_{DO}	Default Output Delay Time from Input Power Loss	See Figure 8-3		0.1	0.3	μs
t_{SU}	Start-up Time			15	40	μs

Notes:

- $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

CA-IS3730, CA-IS3731

Version 1.02, 2022/08/08

Shanghai Chipanalog Microelectronics Co., Ltd.


$V_{DDA} = V_{ddb} = 2.5\text{ V} \pm 10\%$, $T_A = -40\text{ to }125^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DR	Data Rate		0		150	Mbps	
PW_{min}	Minimum Pulse Width				5.0	ns	
t_{PLH}, t_{PHL}	Propagation Delay Time	See Figure 8-1	5.0	12.0	15.0	ns	
PWD	Pulse Width Distortion $ t_{PLH} - t_{PHL} $			0.2	4.5	ns	
$t_{sk(o)}$	Channel-to-Channel Output Skew Time ¹	Same-direction channels		0.4	2.5	ns	
$t_{sk(pp)}$	Part-to Part Output Skew Time ²			2.0	5.0	ns	
t_r	Output Signal Rise Time	See Figure 8-1		2.5	4.0	ns	
t_f	Output Signal Fall Time	See Figure 8-1		2.5	4.0	ns	
t_{PHZ}	Disable Propagation Delay, High to High Impedance Output	See Figure 8-2		16	26	ns	
t_{PLZ}	Disable Propagation Delay, Low to High Impedance Output			16	26	ns	
t_{PZH}	Enable Propagation Delay, High Impedance to High Output		CA-IS373xL		10	20	ns
			CA-IS373xH		10	20	ns
t_{PZL}	Enable Propagation Delay, High Impedance to Low Output		CA-IS373xL		10	18	ns
		CA-IS373xH		10	20	ns	
t_{DO}	Default Output Delay Time from Input Power Loss	See Figure 8-3		0.1	0.3	μs	
t_{SU}	Start-up Time			15	40	μs	

Notes:

1. $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
2. $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


8. Parameter Measurement Information



Notes:

1. A square wave generator provide V_{IN} input signal with characteristics: frequency $\leq 100\text{kHz}$, 50% duty cycle, $t_r \leq 3\text{ns}$, $t_f \leq 3\text{ns}$, $Z_{out} = 50\Omega$. At the input, 50Ω resistor is required to terminate input generator signal. It is not needed in actual application.
2. $C_L = 15\text{pF}$ and includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.


Figure 8-1. Switching Characteristics Test Circuit and Voltage Waveforms



Notes:

1. A square wave generator provide V_{IN} input signal with characteristics: frequency $\leq 10\text{kHz}$, 50% duty cycle, $t_r \leq 3\text{ns}$, $t_f \leq 3\text{ns}$, $Z_{out} = 50\Omega$. At the input, 50Ω resistor is required to terminate input generator signal. It is not needed in actual application.
2. $C_L = 15\text{pF}$ and includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.


Figure 8-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform



Notes:

1. Power Supply Ramp Rate = 10 mV/ns. V_{DDI} should ramp over 2.375V, and less than 5.5V.
2. C_L = 15pF and includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.

Figure 8-3. Default Output Delay Time Test Circuit and Voltage Waveforms



NOTE:

1. The High Voltage Surge Generator generates repetitive high voltage surges with > 1kV amplitude, rise time <10ns and fall time <10ns, to reach common-mode transient noise with > 150kV/ μ s slew rate.
2. C_L = 15pF and includes external circuit (instrumentation and fixture etc.) capacitance.
3. Pass-fail criteria: the output must remain stable.
4. C_{BP} (0.1 ~ 1uF) is bypass capacitance.

Figure 8-4. Common-Mode Transient Immunity Test Circuit

9. Detailed Description

9.1. Overview

The CA-IS373x are a family of three-channel digital galvanic isolators using Chipanalog’s full differential capacitive isolation technology. These devices have an ON-OFF keying (OOK) modulation scheme to transfer digital signals across the SiO2 based isolation barrier between circuits with different power domains. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal and recovery input signal at output through a buffer stage. With this OOK architecture, CA-IS373x family of devices build a robust data transmission path between different power domains, without any special start-up initialization requirements. If the ENx pin is low then the corresponding output goes to high impedance. These devices also incorporate advanced full differential techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching.

9.2. Functional Block Diagram

The conceptual block diagram of a digital capacitive isolator, Figure 9-1, shows a functional block diagram of a typical channel; Figure 9-2 shows the operating waveform of a typical channel. Each channel of the CA-IS373x is unidirectional, only passes data in one direction, as indicated in the functional diagram. Each device of this family features three unidirectional channels that operate independently with guaranteed data rates from DC up to 150Mbps




Figure 9-1. Functional Block Diagram of a Single Channel




Figure 9-2. Conceptual Operation Waveforms of a Single Channel

9.3. Device Operation Modes

Table 9-1 lists the operation modes for the CA-IS373x devices.

Table 9-1. Operation Mode Table

V _{DDI} ¹	V _{DDO} ¹	INPUT (V _{Ix}) ²	ENABLE (EN _x) ³	OUTPUT (V _{Ox})	OPERATION
PU	PU	H	H or open	H	Normal operation mode: A channel output follows the logic state of its input.
		L	H or open	L	
		Open	H or open	Default	Default output mode: When input V _{Ix} is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for CA-IS373xH and <i>Low</i> for CA-IS373xL.
X	PU	X	L	Z	High impedance mode: A low level of Enable pin causes the output to be high impedance.
PD	PU	X	H or open	Default	Default output mode: When V _{DDI} is unpowered, a channel output assumes the logic state based on its default option. Default is <i>High</i> for CA-IS373xH and <i>Low</i> for CA-IS373xL.
X	PD	X	X	Undetermined	If the output side V _{DDO} is unpowered, a channel output is undetermined. ⁴

Notes:

- V_{DDI} = Input-side V_{DD}; V_{DDO} = Output-side V_{DD}; PU = Powered up (V_{DD} ≥ V_{DD(UVLO+)}); PD = Powered down (V_{DD} ≤ V_{DD(UVLO-)}); X = Irrelevant; H = High level; L = Low level; Z = High Impedance.
- A strongly driven input signal can weakly power the floating V_{DD} through an internal protection diode and cause undetermined output.
- It is recommended to connect the enable inputs to external logic high or low level when the CA-IS373x operates in noisy environments.
- The outputs are in undetermined state when V_{DD(UVLO-)} < V_{DDI}, V_{DDO} < V_{DD(UVLO+)}.

Table 9-2 is the truth table with Enable input for the CA-IS373x devices.

Table 9-2. Enable Control

PART NUMBER	ENA ^{1,2}	ENB ^{1,2}	STATUS
CA-IS3730	—	H	B-side outputs VO1, VO2, VO3 are enabled and each output follows the logic state of its input.
	—	L	B-side outputs VO1, VO2, VO3 are disabled, and go to high impedance state.
CA-IS3731	H	X	A-side output VO3 is enabled and follows the logic state of its input.
	L	X	A-side output VO3 is disabled and goes to high impedance state.
	X	H	B-side outputs VO1, VO2 are enabled and each output follows the logic state of its input.
	X	L	B-side outputs VO1, VO2 are disabled and go to high impedance state.

Notes:

- Enable inputs ENA and ENB can be used to put the respective outputs in high impedance for multi master driving applications, external clock synchronization etc. With internal pull-up resistors, these pins can be connected to logic high or left floating to enable the outputs. If ENA, ENB are unused, it is recommended to connect these pins to a logic level, especially in the noisy environment.
- X = Irrelevant; H = High level; L = Low level.

10. Application and Implementation

Isolation ICs provide complete galvanic isolation between two power domains, protecting circuits from high common-mode transients and faults and eliminating ground loops. In many applications, digital isolators are replacing optocouplers because they can reduce the power requirements and take up less board space while offering the same isolation capability. The CA-IS373x devices are the high-performance, triple-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi master driving applications. Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the CA-IS373x devices only require two external bypass capacitors to operate. To reduce ripple and the chance of introducing data errors, bypass V_{DDA} and V_{DDB} pins with 0.1μF to 1μF low-ESR ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power supply input pins as possible. Figure 10-1 shows typical operating circuit of the CA-IS3731; Figure 10-2 is the typical applications for CA-IS37xx series products.

The CA-IS373x family devices do not require special power supply sequencing. The logic levels are set independently on either side by V_{DDA} and V_{DDB} supply voltage. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, MCU or FPGA), and a data converter or a line transceiver, regardless of the interface type or standard. The PCB designer should follow some critical recommendations in order to get the best performance. For high-speed signal circuit boards, we recommend to use the standard FR4 PCB material and a minimum of four layers is required to accomplish a low EMI PCB design. Layer order from top-to-bottom is: high-speed signal layer, ground plane, power plane, and low-frequency signal layer. Also, keep the input/output traces as short as possible, avoid using vias to make low-inductance paths for the signals. Keep the area underneath the digital isolator ICs free from ground and signal planes.




Figure 10-1. Typical Application Circuit of CA-IS3731






Figure 10-2. Typical Applications for the CA-IS37xx Series Digital Isolators

11. Package Information


11.1. 16-Pin Wide Body SOIC Package Outline




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW




LEFT-SIDE VIEW


Note:

1. All dimensions are in millimeters, angles are in degrees.


11.2. 16-Pin Narrow Body SOIC Package Outline




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW




LEFT-SIDE VIEW


Note:

1. All dimensions are in millimeters, angles are in degrees.


11.3. 16-Pin Narrow Body SSOP Package Outline




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW



LEFT-SIDE VIEW

Note:

1. All dimensions are in millimeters, angles are in degrees.



12. Soldering Temperature (reflow) Profile


Figure. 12-1 Soldering Temperature (reflow) Profile


Tab. 12-1 Soldering Temperature Parameter

Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 °C to Peak)	3 °C/second max
Time of Preheat temp(from 150 °C to 200 °C)	60-120 second
Time to be maintained above 217 °C	60-150 second
Peak temperature	260 +5/-0 °C
Time within 5 °C of actual peak temp	30 second
Ramp-down rate	6 °C/second max.
Time from 25°C to peak temp	8 minutes max

13. Tape and Reel Information



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3730LN	SOIC	N	16	2500	330	12.4	6.5	10.3	2.1	8.0	16.0	Q1
CA-IS3730LW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3730HN	SOIC	N	16	2500	330	12.4	6.5	10.3	2.1	8.0	16.0	Q1
CA-IS3730HW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3731LB	SSOP	B	16	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1
CA-IS3731LN	SOIC	N	16	2500	330	12.4	6.5	10.3	2.1	8.0	16.0	Q1
CA-IS3731LW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3731HB	SSOP	B	16	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1
CA-IS3731HN	SOIC	N	16	2500	330	12.4	6.5	10.3	2.1	8.0	16.0	Q1
CA-IS3731HW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1

14. Important statement

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

Trademark information

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



<http://www.chipanalog.com>