

Product Overview

NSiP83086C is a high reliability isolated full duplex RS-485 transceiver with integrated DC to DC converter. The NSiP83086C isolated DC-DC converter use on chip transformer. The feedback PWM signal is sent to primary side by a digital isolator based on Novosense capacity isolation technology. Both devices are safety certified by UL1577 support 5kVrms insulation withstand voltages, while the high integrated solution can help to simplify system design and improve reliability.

The Bus pins of NSiP83086C are protected from $\pm 10\text{kV}$ system level ESD to GND2 on Bus side. The device feature fail-safe circuitry, which guarantee a logic-high receiver output when the receiver inputs are open or shorted. The device have a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus.

Key Features

- Up to 5000Vrms Insulation voltage
- ISO-Power integrated isolated dc-to-dc converter
- I/O voltage range supports 1.8~5.5V MCU
- Power supply voltage:
VDD: 3.0V to 5.5V
VDDL: 1.8V to 5.5V
- Over current and over temperature protection
- High CMTI: $\pm 150\text{kV/us}$
- Data rate: 16Mbps
- Up to 256 transceivers on the bus
- High system level EMC performance:
Bus Pins meet IEC61000-4-2 $\pm 10\text{kV}$ ESD
- Isolation Barrier Life: >60 years
- Operation temperature: -40°C~105°C
- RoHS-compliant packages:
SOW20

Safety Regulatory Approvals

- UL recognition: up to 5000Vrms for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

Applications

- Industrial automation system
- Isolated RS-485 communication
- Smart electric meter and water meter
- Security and protection monitoring

Device Information

Part Number	Package	Body Size
NSiP83086C-DSWTR	SOW20	15.40mm × 7.50mm

Functional Block Diagrams




Figure 1. NSiP83086C Block Diagrams

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS	4
3. RECOMMENDED OPERATING CONDITIONS	4
4. THERMAL INFORMATION	4
5. SPECIFICATIONS.....	5
5.1. DC ELECTRICAL CHARACTERISTICS	5
5.2. NSIP83086C SWITCHING ELECTRICAL CHARACTERISTICS	6
5.3. TYPICAL PERFORMANCE CHARACTERISTICS	8
5.4. PARAMETER MEASUREMENT INFORMATION	9
6. HIGH VOLTAGE FEATURE DESCRIPTION	10
6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS	10
6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARATERISTICS.....	11
6.3. REGULATORY INFORMATION	12
7. FUNCTION DESCRIPTION	12
7.1. TRUE FAIL-SAFE RECEIVER INPUTS	13
7.2. TRUTH TABLES ¹	13
7.3. EMI CONSIDERATIONS	13
7.4. OUTPUT SHORT AND OVER TEMPERATURE PROTECTION	13
8. APPLICATION NOTE	15
8.1. 256 TRANSCEIVERS ON THE BUS	15
8.2. ESD PROTECTION.....	15
8.3. LAYOUT CONSIDERATIONS	15
8.4. TYPICAL APPLICATION.....	15
9. PACKAGE INFORMATION	17
10. ORDER INFORMATION.....	17
11. DOCUMENTATION SUPPORT	17
12. TAPE AND REEL INFORMATION.....	18
13. REVISION HISTORY	18

1. Pin Configuration and Functions




Figure 1.1 NSiP83086C Package

Table 1.1 NSiP83086C Pin Configuration and Description

NSiP83086C PIN NO.	SYMBOL	FUNCTION
1	GND1	Ground 1, the ground reference for Isolator Side 1
2	VDD	Power Supply for Isolator Side 1 ,It is recommended this pin have a 10 μ F capacitor to GND1 (Pin1,pin3)
3	GND1	Ground 1, the ground reference for Isolator Side 1
4	R	Receive output
5	/RE	Receive enable input. This is an active low input.
6	DE	Driver enable input. This is an active high input
7	D	Driver transmit data input.
8	VDDL	I/O Power Supply input. Side1 I/O logic level.
9	GND1	Ground 1, the ground reference for Isolator Side 1
10	GND1	Ground 1, the ground reference for Isolator Side 1
11	GND2	Ground 2, the ground reference for Isolator Side 2
12	VISOIN	Isolated power supply input. This pin must be connected externally to VISOOUT. It is recommended this pin have a 0.1 μ F capacitor to GND2 (Pin12). Connect this pin through a ferrite bead and short trace length to VISOIN for operation.
13	Y	Noninverting Driver Output. When the driver is disabled, or when VDD is powered down, Pin Y is put into a high impedance state to avoid overloading the bus.
14	GND2	Ground 2, the ground reference for Isolator Side 2
15	Z	Inverting Driver Output. When the driver is disabled, or when VDD is powered down, Pin Z is put into a high impedance state to avoid overloading the bus.

16	GND2	Ground 2, the ground reference for Isolator Side 2
17	B	Inverting Receiver Input.
18	A	Noninverting Receiver Input.
19	VISOOUT	Isolated Power Supply Output. This pin must be connected externally to VISOIN. It is recommended that a ferrite bead reservoir capacitor of 10 μ F and a decoupling capacitor of 0.1 μ F be fitted between Pin 19 and Pin 20.
20	GND2	Ground 2, the ground reference for Isolator Side 2

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD, VDDL	-0.5		6	V	
Maximum Input Voltage	/RE, DE, D	-0.4		VDDL+0.4	V	
Driver Output/Receiver Input Voltage	V _A , V _B , V _Y , V _Z	-7		12	V	
R output current	I _O	-15		15	mA	
Maximum Surge Isolation Voltage	V _{IOSM}			4.6	kV	
Operating Temperature	T _{opr}	-40		105	°	
Storage Temperature	T _{stg}	-40		150	°	
Electrostatic discharge	HBM			\pm 6000	V	
	CDM			\pm 2000	V	

3. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD	3.0		5.5	V
Operating Temperature	T _{opr}	-40		105	°C
Logic High Level Input Voltage	V _{IH}	0.7*VDDL		VCC	V
Logic Low Level Input Voltage	V _{IL}	0		0.3*VDDL	V
Data rate	DR			16	Mbps

4. Thermal Information

Parameters	Symbol	Value	Unit

IC Junction-to-Air Thermal Resistance	θ_{JA}	56.8	° C/W
Junction-to-case (top) thermal resistance	$\theta_{JC(\text{top})}$	15.6	° C/W
Junction-to-board thermal resistance	θ_{JB}	28.5	° C/W

5. Specifications

5.1. DC Electrical Characteristics

(VDD=3.0V~5.5V, VDDL=1.8~5.5V, Ta=-40°C to 105°C. Unless otherwise noted, Typical values are at VDD=VDDL = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power supply voltage	VDD	3.0		5.5	V	
	VDDL	1.8		5.5	V	
Supply current Data rate ≤16Mbps	I_{DD}		89		mA	VDD=5V, $R_L=120\Omega$
			137		mA	VDD=5V, $R_L=54\Omega$
	I_{DDL}		42		uA	
Isolated supply voltage	V_{ISOOUT}		5		V	
Thermal-Shutdown Threshold	T_{TS}		165		°C	
Thermal-Shutdown Hysteresis	T_{TSH}		15		°C	
Common Mode Transient Immunity	CMTI	±100	±150		kV/us	
Logic Side						
Input High Voltage	V_{IH}	0.7*VDDL			V	DE, D, /RE
Input Low Voltage	V_{IL}			0.3*VDDL	V	DE, D, /RE
Input Pull up Current	I_{PU}			20	uA	DE,/RE
Input Pull down Current	I_{PD}	-20			uA	DI
Output Voltage High	V_{OH}	0.8*VDDL			V	$I_{OH} = -4\text{mA}$
Output Voltage Low	V_{OL}			0.2*VDDL	V	$I_{OL} = 4\text{mA}$
Output Short-Circuit Current	I_{OSR}			150	mA	$0 \leq V_R \leq VDD$
Three-State Output Current	I_{OZ}	-15			uA	$0 \leq V_R \leq VDD$, /RE = high

Input Capacitance	C_{IN}		2		pF	DE, D, /RE
Driver						
Differential Output Voltage	$ V_{OD} $		5.5	V	No Load	
		2.7	5.5	V	Figure 5.6 , $R_L=120\Omega$, $VDD2=5V$	
		2.1	5.5	V	Figure 5.6 , $R_L=54\Omega$ (RS-485), $VDD2=5V$	
Change in magnitude of the differential output voltage	$\Delta V_{OD} $		0.2	V	Figure 5.6 , $R_L=100\Omega$ or $R_L=54\Omega$	
Common-Mode Output Voltage	$ V_{OC} $		3	V	Figure 5.6 , $R_L=100\Omega$ or $R_L=54\Omega$	
Change in Magnitude of Common-Mode Voltage	$\Delta V_{OC} $		0.2	V	Figure 5.6 , $R_L=100\Omega$ or $R_L=54\Omega$	
Driver Short-Circuit Output Current	I_{OSD}		250	mA	$0 \leq V_{OUT} \leq +12V$	
		-250		mA	$-7V \leq V_{OUT} \leq 5.5V$	
Output Leakage Current (Y and Z) Full-Duplex	I_O		200	uA	DE=GND, $VIN=12V$	
		-200		uA	DE=GND, $VIN=-7V$	
Receiver						
Input Current (A and B)	I_A, I_B		200	uA	$DE=GND, VDD_2=GND, V_{IN}=12V$	
		-200		uA	$DE=GND, VDD_2=GND, V_{IN}=-7V$	
Receiver Differential Threshold Voltage	V_{TH}	-200	-125	-10	mV	$-7V \leq V_{CM} \leq 12V$
Receiver Input Hysteresis	ΔV_{TH}		15		mV	$V_A+V_B=0$
Receiver Input Resistance	R_{IN}	96			kΩ	$-7V \leq V_{CM} \leq 12V$, DE=low

5.2. NSiP83086C Switching Electrical Characteristics

($VDD=3.0V \sim 5.5V$, $VDDL=1.8 \sim 5.5V$, $Ta=-40^{\circ}C$ to $105^{\circ}C$. Unless otherwise noted, Typical values are at $VDD=VDDL = 5V$, $Ta = 25^{\circ}C$)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Driver						
Maximum Data Rate	f_{MAX}	16			Mbps	

Driver Propagation Delay	t_{PLH}		12	18	ns	See Figure 5.7 , $R_L=54\Omega$, $C_L=50\text{pF}$
	t_{PHL}		13.5	20.25	ns	See Figure 5.7 , $R_L=54\Omega$, $C_L=50\text{pF}$
Driver Pulse Width Distortion, $ t_{PHL} - t_{PLH} $	PWD		1.5		ns	See Figure 5.7 , $R_L=54\Omega$, $C_L=50\text{pF}$
Driver Output Falling Time or Rising time	t_F		2.95	4.425	ns	See Figure 5.7 , $R_L=54\Omega$, $C_L=50\text{pF}$
	t_R		2.6	3.9	ns	See Figure 5.7 , $R_L=54\Omega$, $C_L=50\text{pF}$
Driver Enable to Output High	t_{ZH}		18.5	27.75	ns	See Figure 5.8 , $R_L=110\Omega$, $C_L=50\text{pF}$
Driver Enable to Output Low	t_{ZL}		19.1	28.65	ns	See Figure 5.8 , $R_L=110\Omega$, $C_L=50\text{pF}$
Driver Disable to Output High	t_{HZ}		20.8	31.2	ns	See Figure 5.8 , $R_L=110\Omega$, $C_L=50\text{pF}$
Driver Disable to Output Low	t_{LZ}		20.1	30.15	ns	See Figure 5.8 , $R_L=110\Omega$, $C_L=50\text{pF}$
Receiver						
Maximum Data Rate	f_{MAX}	16			Mbps	
Receiver Propagation Delay	t_{PLH}		16.2	24.3	ns	See Figure 5.9 , $C_L=15\text{pF}$
	t_{PHL}		22.2	33.3	ns	See Figure 5.9 , $C_L=15\text{pF}$
Receiver Pulse Width Distortion, $ t_{PHL} - t_{PLH} $	PWD		6.0		ns	See Figure 5.9 , $C_L=15\text{pF}$
Receiver Output Falling Time or Rising time	t_F		2.3	3.45	ns	See Figure 5.9 , $C_L=15\text{pF}$
	t_R		2.1	3.15	ns	See Figure 5.9 , $C_L=15\text{pF}$
Receiver Enable to Output High	t_{ZH}		13.8	20.7	ns	See Figure 5.10 , $R_L=1\text{k}\Omega$, $C_L=15\text{pF}$
Receiver Enable to Output Low	t_{ZL}		12.6	18.9	ns	See Figure 5.10 , $R_L=1\text{k}\Omega$, $C_L=15\text{pF}$

Receiver Disable to Output High	t_{HZ}		14	21	ns	See Figure 5.10 , $R_L=1\text{k}\Omega$, $C_L=15\text{pF}$
Receiver Disable to Output Low	t_{LZ}		13.4	20.1	ns	See Figure 5.10 , $R_L=1\text{k}\Omega$, $C_L=15\text{pF}$

5.3. Typical Performance Characteristics

Figure 5.1 NSiP83086C supply current vs Temperature




Figure 5.2 Receiver output current vs Output low voltage




Figure 5.3 Receiver output current vs Output High voltage




Figure 5.4 Transmitter Propagation Delay vs Temperature




Figure 5.5 Receiver Propagation Delay vs Temperature

5.4. Parameter Measurement Information




Figure 5.6 Driver DC Test Load




Figure 5.7 Driver Timing Test Circuit and waveform





Figure 5.8 Driver Enable Disable Timing Test Circuit and waveform





Figure 5.9 Receiver Propagation Delay Test Circuit and waveform




Figure 5.10 Receiver Enable Disable Timing Test Circuit and waveform




Figure 5.11 Common-Mode Transient Immunity Test Circuit

6. High Voltage Feature Description

6.1. Insulation and Safety Related Specifications

Parameters	Symbol	Value	Unit	Comments
Minimum External Air Gap (Clearance)	L(I01)	8.0	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	L(I02)	8.0	mm	Shortest terminal-to-terminal distance across the package surface
Minimum internal gap	DTI	20	um	Distance through insulation
Tracking Resistance(Comparative Tracking Index)	CTI	>400	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		II		

6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARACTERISTICS

Description	Test Condition	Symbol	Value	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage $\leq 150\text{VRms}$			I to IV	
For Rated Mains Voltage $\leq 300\text{VRms}$			I to IV	
For Rated Mains Voltage $\leq 400\text{VRms}$			I to IV	
Climatic Classification			10/105/2 1	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum repetitive isolation voltage	AC Voltage(Bipolar)	V_{IORM}	1166	Vpeak
	AC Voltage(TDDB)	V_{IORM}	824	Vrms
	DC Voltage	V_{IORM}	1166	Vdc
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1\text{ sec}$, partial discharge $< 5\text{ pC}$	$V_{pd(m)}$	1749	Vpeak
Input to Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60\text{ sec}$, $t_m = 10\text{ sec}$, partial discharge $< 5\text{ pC}$	$V_{pd(m)}$	1399	Vpeak
After Input and /or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60\text{ sec}$, $t_m = 10\text{ sec}$, partial discharge $< 5\text{ pC}$	$V_{pd(m)}$	1399	Vpeak
Maximum transient isolation voltage	$t = 60\text{ sec}$	V_{IOTM}	7000	Vpeak
Maximum Surge Isolation Voltage	Test method per IEC60065.1.2/50us waveform, $V_{TEST}=1.3 \times V_{IOSM}$	V_{IOSM}	4615	Vpeak
Isolation resistance	$V_{IO} = 500\text{V}$	R_{IO}	$> 10^9$	Ω
Isolation capacitance	$f = 1\text{MHz}$	C_{IO}	0.6	pF
Input capacitance		C_I	2	pF
Total Power Dissipation at 25°C		P_s	1499	mW

Safety input, output, or supply current	$\square \theta_{JA} = 140 \text{ }^{\circ}\text{C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ }^{\circ}\text{C}, T_A = 25 \text{ }^{\circ}\text{C}$	I_S		mA
	$\theta_{JA} = 84 \text{ }^{\circ}\text{C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ }^{\circ}\text{C}, T_A = 25 \text{ }^{\circ}\text{C}$		237	mA
Case Temperature		T_S	150	°C




Figure 6.1 NSiP83086C Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

6.3. Regulatory Information

The NSiP83086C are approved or pending approval by the organizations listed in table.

CUL		VDE	CQC
UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-11):2017-01 ²	Certified by CQC11-471543-2012 GB4943.1-2011
Single Protection, 5000Vrms Isolation voltage	Single Protection, 5000Vrms Isolation voltage	Basic Insulation 1166Vpeak, $V_{IOSM}=4615\text{Vpeak}$	Basic insulation at 800V _{RMS} (1166Vpeak) Reinforced insulation at 400V _{RMS} (565Vpeak)
File (pending)	File (pending)	File (pending)	File (pending)

¹ In accordance with UL 1577, each NSiP83086C is proof tested by applying an insulation test voltage $\geq 6000 \text{ V rms}$ for 1 sec.

² In accordance with DIN VDE V 0884-11, each NSiP83086C is proof tested by applying an insulation test voltage $\geq 1273 \text{ V peak}$ for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN VDE V 0884-11 approval.

7. Function Description

NSiP83086C is a high reliability isolated full duplex RS-485 transceiver. Data isolation is achieved using Novosense integrated capacitive isolation that allows data transmission between the logic side and the Bus side. Both devices are safety certified by UL1577 support 5kV_{RMS} insulation withstand voltages.

7.1. True Fail-Safe Receiver Inputs

The devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. The receiver threshold is fixed between -10mV and -200mV, which meets EIA/TIA-485 standard. If the differential input voltage (V_A-V_B) is greater than or equal to -10mV, receiver output R is logic high. In the case of a terminated bus with all transmitters disabled, the differential input voltage is pulled to zero by the termination resistors. Due to the receiver threshold, the receiver output R is logic high.

7.2. Truth Tables¹

Table 7.1 Driver Function Table

<i>VDD status</i>	<i>Input</i> (D)	<i>Enable Input</i> (DE)	<i>Outputs</i>	
			<i>Y</i>	<i>Z</i>
PU	H	H	H	L
PU	L	H	L	H
PU	X	L	Z	Z
PU	X	OPEN	Z	Z
PU	OPEN	H	H	L
PD	X	X	Z	Z

Table 7.2 Reciever Function Table¹

<i>VDD status</i>	<i>Differential Input</i> (V_A-V_B)	<i>Enable Input</i> (/RE)	<i>Output</i> (R)
PU	$\geq -10\text{mV}$	L/Open	H
PU	$\leq -200\text{mV}$	L/Open	L
PU	Open/Short	L/Open	H
PU	X	H	Z
PU	Idle	L	H
PD	X	X	Z

¹ PD= Powered down; PU= Powered up; H= Logic High; L= Logic Low; X= Irrelevant; Z= High Impedance;

7.3. Emi Considerations

The NSiP83086C devices are using on chip transformer, so the power transfer must operate at high frequency allow higher efficiency transfer using the small transformer. This will cause emissions which need to pay attention to PCB layout if the application allow low emission. Please see the application note if needed.

7.4. Output Short And Over Temperature Protection

The NSiP83086C devices are protected against output short. When the devices detect the output is short, the device will be in Hiccup mode and the transfer power will be limited. So the temperature of the device will be low, and the device is protected.

The NSiP83086C devices are also protected against over temperature. When the devices detect the chip is over 165°C, the device will be shut down until the temperature of the device is below 145°C.

8. Application Note

8.1. 256 Transceivers on the Bus

The devices have a 1/8-unit-load receiver input impedance ($96\text{k}\Omega$) that allows up to 256 transceivers on the bus. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32 unit-loads to the line.

8.2. ESD Protection

ESD protection structures are enhanced on all pins to protect against electrostatic discharge encountered during handling and assembly. The Bus pins have extra protection against static electricity to both the logic side (VDD1 side) and bus side (VDD2 side).

ESD protection can be tested in various ways. Below is the ESD spec of the devices.

Bus pins:

- $\pm 8\text{kV}$ HBM.
- $\pm 10\text{kV}$ using the Contact Discharge method specified in IEC 61000-4-2

Other pins except bus pins:

- $\pm 6\text{kV}$ HBM.
- $\pm 7\text{kV}$ using the Contact Discharge method specified in IEC 61000-4-2

8.3. Layout Considerations

The NSiP83086C requires a $10\ \mu\text{F}$ bypass capacitor between VDD1 and GND1, 10nF bypass capacitor between VDD2 and GND2. The capacitor should be placed as close as possible to the package. To eliminate line reflections, each cable end is terminated with a resistor, whose value matches the characteristic impedance of the cable. It's good practice to have the bus connectors and termination resistor as close as possible to the A and B, Y and Z pins.

8.4. Typical Application




Figure 8.1 NSiP83086C use as Half-Duplex RS-485 application




Figure 8.2 NSiP83086C typical application circuit




Figure 8.3 Typical isolated Full-Duplex RS-485 application

9. Package Information




Figure 9.1 SOW20 Package Shape and Dimension in millimeters

10. Order Information

Part No.	Isolation Rating(kV_{RMS})	Duplex	Max Rate (Mbps)	Data MSL	Temperature	No. of Nodes	Package	SPQ
NSiP83086C-DSWTR	5	Full	16	2	-40 to 105°C	256	SOW20	1000

NOTE: All packages are Rhos-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

11. Documentation Support

Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSiP83086C	Click here	Click here	Click here	Click here

12. Tape and Reel Information




Figure 12.1 Tape and Reel Information of SOW20

13. Revision History

Revision	Description	Date
0.1	Initial version	2022/2/10