

## 3.0V to 5.5V RS485/RS422 Transceiver with ±15kV ESD Protection

#### 1. Features

- High-Performance and Compliant with RS-485 EIA/ TIA-485 Standard
  - High-Speed Data Rates: 20Mbps
  - 1/8 Unit Load Enables up to 256 Nodes on the Same Rus
- Integrated Protection for Robust Communication
  - ±30V Fault Protection Range on Driver Outputs/Receiver Inputs
  - ±15V Common-Mode Voltage Range
  - ±15kV Human Body Model ESD Protection
  - Hot-Swap Input Eliminates False Transitions during Power-up or Power-down
  - Short-Circuit Protection
  - Thermal Shutdown
  - True Fail-Safe Guarantees Known Receiver Output State
- Low Power
  - 960μA (max.) @ Receive Mode
  - Shutdown Current < 5µA
- 3.0V to 5.5V Supply Voltage Range
- Wide Operating Temperature Range: -40°C to 125°C
- 14 pin SOIC Package

## 2. Applications

- Motor Driver
- Industrial Automation and Control
- Power Grid Infrastructure
- Building Automation
- HVAC System
- Video Surveillance
- Process Control
- Wireless Infrastructure

## 3. Description

The CA-IF4220NF is low-power, full-duplex transceiver for RS-485/RS-422 communications in harsh environments. This device features  $\pm 30$ V fault protection for overvoltage conditions on the bus lines that ensure robust protection for the communication interface. It also has  $\pm 15$ V wide common-mode range (CMR), this feature was specifically

designed for systems where there is a large common-mode voltage present due to either nearby electrically noisy equipment or large ground differences due to different grounds or long-distance transmission. The bus pins are protected against ±15kV electro-static discharge (ESD) shocks, eliminating the need for additional system level protection components.


The CA-IF4220NF contains one driver (TX) and one receiver (RX), operates over the +3.0V to +5.5V supply range, making it convenient for designers to use one part with either +3.3V or +5V supply systems. The CA-IF4220NF can transmit and receive at data rate up to 20Mbps. It also includes fail-safe circuitry, guaranteeing a logic-high receiver output when the receiver inputs are shorted or open.


The CA-IF4220NF is specified over the -40°C to +125°C wide operating temperature range and is available in 14-pin SOIC package for industry drop-in compatibility.

#### **Device Information**

Part Number	Package	Package Size (Nom.)
CA-IF4220NF	SOIC14	3.9mm x 8.65mm

## **CA-IF4220NF Simplified Schematic Diagram**







## 4. Ordering Information

**Table 4-1. Ordering Information** 

Part #	Full/Half-Duplex	Data Rate (Mbps)	Number of Nodes on Bus	Package
CA-IF4220NF	Full duplex	20	256	14-pin SOIC



## Shanghai Chipanalog Microelectronics Co., Ltd.

## **Contents**

1.	Featu	ıres1	7.6	<b>5</b> .	Switching Characteristics	
2.	Appli	cations1	7.7	7.	Typical Characteristics	8
		ription1	8. Pa	araı	meter Measurement Information	12
		ring Information2	9. D	eta	iled Description	13
		onfiguration and Descriptions4	9.1	L.	Overview	13
7.		fications5	9.2	<u>2</u> .	Device Functional Modes	13
,.	7.1.	Absolute Maximum Ratings <sup>1</sup> 5	10.		Application Information	14
	7.2.	ESD Ratings5	11.		Package Information	15
	7.3.	Recommended Operating Conditions5	12.	:	Soldering Temperature (reflow) Profile	16
	7.4.	Thermal Information5	13.	•	Tape and Reel Information	17
	7.5.	Electrical Characteristics6	14.	ı	Important Statement	18

## 5. Revision History

Revision Number	Description	Page Changed
Version 1.00	N/A	N/A

## 6. Pin Configuration and Descriptions




Figure 6-1. CA-IF4220NF pin configuration

Table 6-1. CA-IF4220NF pin description

Pin Name	Pin Number	Description
RO	2	Receiver data output. With REB low, RO is high when $(V_A - V_B) > V_{TH+}$ and is low when $(V_A - V_B) < V_{TH-}$ .  RO is high impedance when REB is high.
REB	3	Receiver output enable. Drive REB low or connect to GND to enable RO. Drive REB high to disable the receiver and put RO in high impedance. Drive REB high and DE low to force the IC into low-power shutdown mode.
DE	4	Driver output enable. Drive DE high to enable the driver. Drive DE low or connect to GND to disable the driver. Drive REB high and DE low to force the IC into low-power shutdown mode.
DI	5	Driver data input. With DE high, a logic low on DI forces the noninverting output (Y) low and the inverting output (Z) high; a logic high on DI forces the noninverting output high and the inverting output low.
GND	6, 7	Ground.
Υ	9	Noninverting RS-485/RS-422 driver output.
Z	10	Inverting RS-485/RS-422 driver output.
В	11	Inverting RS-485/RS-422 receiver input.
А	12	Noninverting RS-485/RS-422 receiver input.
NC	1, 8	No Connection. Not internally connected.
V <sub>CC</sub>	13, 14	Power supply input. Bypass V <sub>CC</sub> to GND with at least 0.1µF capacitor as close to the device as possible.



## 7. Specifications

## 7.1. Absolute Maximum Ratings<sup>1</sup>

	Parameters	Min	Max	Unit
V <sub>CC</sub>	Power supply voltage	-0.3	7.0	V
V <sub>IO</sub>	Voltage at A, B, Z, Y	-30	30	V
V <sub>IO</sub>	Voltage at DI, DE, REB	-0.3	7.0	V
V <sub>IO</sub>	Voltage at RO	-0.3	V <sub>CC</sub> +0.3	V
TJ	Operating junction temperature		150	°C
T <sub>STG</sub>	Storage temperature range	-65	150	°C

#### Note:

## 7.2. ESD Ratings

	Parameters	Value	Unit
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, bus pin <sup>1</sup>	±15	kV
V <sub>ESD</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, other pin <sup>1</sup>	±6	kV
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	±2	kV
Meter			

#### Notes:

- 1. Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- 2. Per JEDEC document JEP157, 250V CDM allows safe manufacturing of standard ESD control process.

## 7.3. Recommended Operating Conditions

	Parameters	Min	Тур	Max	Unit
V <sub>CC</sub>	Analog power supply	3	5	5.5	V
V <sub>IN</sub>	Input voltage at bus terminal	-15		15	V
V <sub>IL</sub>	Low-level input voltage	0		0.8	V
V <sub>IH</sub>	High-level input voltage	2		V <sub>cc</sub>	V
R <sub>L</sub>	Differential load resistance	54			Ohm
1/t <sub>UI</sub>	Data rate			20	Mbps
T <sub>A</sub>	Ambient temperature	-40		125	°C
TJ	Operating junction temperature	-40		150	°C

#### 7.4. Thermal Information

Thermal Metric	CA-IF4220NF SOIC14	Unit
R <sub>0JA</sub> Junction-to-ambient thermal resistance	120	°C/W

<sup>1.</sup> The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.



## 7.5. Electrical Characteristics

All typical specs are at VCC = 5V, TA = 25°C, Min/Max specs are over recommended operating conditions unless otherwise specified.

	Parameters	Test Conditions		Min	Тур	Max	Unit
Driver							
		R <sub>L</sub> =60Ω, -15V $\leq$ V <sub>test</sub> $\leq$ 15V (Second 8-1) <sub>(1)</sub>	e Figure	1.5	3.5		٧
V <sub>OD</sub>	Differential-output voltage	$R_L = 60\Omega$ , $-15V \le V_{test} \le 15V$ , $4.5V \le V_{CC} \le 5.5V$ (See Figure 8	-1)	2.1			
		$R_L=100\Omega$ (See Figure 8-2)		2	4		V
		$R_L=54\Omega$ (See Figure 8-2)		1.5	3.7		V
$\Delta  V_{OD} $	Change in differential-output voltage			-200		200	mV
V <sub>OC</sub>	Common-mode output voltage	$R_L=54\Omega$ (See Figure 8-2)		1	$V_{CC}/2$	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	N <sub>L</sub> =3432 (See Figure 0.2)		-200		200	mV
los	Short-circuit output current	-7V≤V <sub>0</sub> ≤12V		-250		250	mA
Receiver							
		DE=0V, V <sub>CC</sub> =0V or 5V	V <sub>I</sub> =12V		75	125	uA
  -	Bus input current	DE-0V, V <sub>CC</sub> -0V 0I 3V	V <sub>I</sub> =-7V	-100	-43		uA
[ "	bus input current	DE=0V, V <sub>CC</sub> =0V or 5V	V <sub>I</sub> =15V		91	125	uA
		DE-00, 000-00 01 30	V <sub>I</sub> =-15V	-200	-97		uA
V <sub>TH+</sub>	Receiver differential threshold voltage rising				-100	-20	mV
V <sub>TH-</sub>	Receiver differential threshold voltage falling	Over common mode range		-200	-130		mV
V <sub>HYS</sub>	Receiver input hysteresis				30		mV
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-4mA		V <sub>CC</sub> -	V <sub>CC</sub> - 0.2		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =4mA			0.2	0.4	V
I <sub>OZR</sub>	Output high-impedance current	$V_O$ =0V or $V_{CC}$ , REB at $V_{CC}$		-1		1	uA
Input logic							
VIH	Logic-high input	DI, V <sub>CC</sub> =5.5V		2			V
VIL	Logic-low input	DI, V <sub>CC</sub> =4.5V				0.8	V
I <sub>IN</sub>	Logic input current	3V≤V <sub>CC</sub> ≤5.5V, 0V≤V <sub>IN</sub> ≤V <sub>CC</sub>		-6.2		6.2	uA
Device							
		Driver and receiver enabled, REB=0V, DE = $V_{CC}$ , no load		0.4	0.8	1.2	mA
		Driver enabled, receiver disa REB=V <sub>CC</sub> , DE = V <sub>CC</sub> , no load	ibled,		0.8	1.2	mA
l <sub>cc</sub>	Supply current (quiescent)	Driver disabled, receiver end REB=0V, DE = 0V, no load	ibled,		700	960	uA
		Driver disabled, receiver disa REB=V <sub>CC</sub> , DE = 0V, D=open, r			2.4	5	uA
T <sub>SD</sub>	Thermal shutdown temperature				180		°C
Notes:	•	-		1			1

#### Notes:

<sup>1.</sup>  $|V_{OD}| \ge 1.4 \text{ V}$  with  $T_A > 85^{\circ}\text{C}$ ,  $V_{test} < -7 \text{ V}$  and  $V_{CC} < 3.135 \text{ V}$ .

<sup>2.</sup> Under any condition, ensure that  $V_{TH+}$  is at least  $V_{HYS}$  higher than  $V_{TH-}$ 



## Shanghai Chipanalog Microelectronics Co., Ltd.


## 7.6. Switching Characteristics

All typical specs are at VCC = 5V, TA = 25°C, Min/Max specs are over recommended operating conditions unless otherwise specified.

	Parameters	Test Conditions	Min	Тур	Max	Unit
Driver						
t <sub>r</sub> , t <sub>f</sub>	Driver differential output rise/fall time	D = 54.0. C = 50p 5 Figure 9.2	1	3	6	ns
t <sub>PHL</sub> ,t <sub>PLH</sub>	Propagation delay	$-$ R <sub>L</sub> =54 $\Omega$ , C <sub>L</sub> =50pF, Figure 8-3	3	10	20	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				3.5	ns
Receiver						
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time			2	6	ns
t <sub>PHL</sub> ,t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> =15pF, see Figure 8-4		25	40	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				3.5	ns

# CHIPANALOG

## 7.7. Typical Characteristics







Figure 7-2. Driver Output Differential Voltage vs Driver Output Current








Figure 7-3. Driver Output Voltage vs Driver Output Current


Figure 7-4. Driver Output Differential Voltage vs Driver Output

Current
















## Shanghai Chipanalog Microelectronics Co., Ltd. **Typical Characteristics (continued)**




Figure 7-14. Rise Time/Fall Time vs Temperature





Figure 7-16. Icc Supply Current vs Signaling Rate






Figure 7-15. Propagation Delay vs Temperature




Figure 7-17. Rise Time\Fall Time vs Temperature




Figure 7-19. Icc Supply Current vs Signaling Rate



#### 3. Parameter Measurement Information




Figure 8-1. Driver Differential Output Voltage with Common-Mode Load




Figure 8-2. Driver Differential and Common-Mode Output with RS-485 Load




Figure 8-3. Driver Differential Output Rise and Fall Times and Propagation Delays




Figure 8-4. Receiver Output Rise and Fall Times and Propagation Delays



#### 9. Detailed Description

#### 9.1. Overview

The CA-IF4220NF device is optimized for full-duplex RS-485/RS-422 applications per the EIA/TIA-485 standard. This device contains one differential driver and one differential receiver. The receiver features a 1/8-unit load input impedance, allowing up to 256 transceivers on a single bus. Driver-enable (DE) and receiver-enable (REB) pins are included on the CA-IF4220NF transceivers. When disabled, the driver and receiver outputs are high impedance.

To reduce system complexity and the need for external protection, the driver outputs/receiver inputs of the CA-IF4220NF device are designed to withstand voltage faults of up to  $\pm 30$ V with respect to ground without damage, and the common-mode range exceeds the standard with  $\pm 15$ V for both the driver and receiver. This device also incorporates a high ESD protection circuit capable of protecting against up to  $\pm 15$ kV of ESD Human Body Model (HBM) for driver outputs and receiver inputs. In addition, two mechanisms against excessive power dissipation caused by faults or bus contention. The first, over-current protection on the output stage, provides immediate protection against short circuits over the entire common-mode voltage range. The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state once the junction temperature of the device exceed the thermal shutdown threshold  $T_{SD}$  (180°C, typ.). The shutdown condition is cleared when the junction temperature drops to normal operation temperature range of the device.

#### 9.2. Device Functional Modes

For the CA-IF4220NF full-duplex device, the driver accepts a single-ended, logic-level input (DI) and transfers it to a differential RS-485/RS-422 level output on the Y and Z bus lines. Set the driver enable input (DE) low to disable the driver. Y and Z are high impedance when the driver is disabled. Also, the DE pin has internal pull-down to GND, when left open, the driver is disabled as well. The DI pin has an internal pull-up resistor to V<sub>CC</sub>, thus, when DI left open or a logic high at DI causes Y to turn high and Z to turn low. When DI is low, the output states reverse, Z turns high, Y becomes low. See **Table** for more details.

Enable Input Output **Function** Υ DI DE Z Н Н Н L Drive bus high L Н Н Drive bus low L Χ L Ζ Ζ Driver disabled Χ **OPEN** Ζ Ζ Driver disabled by default **OPEN** Н Н Drive bus high by default Note: L = Low level; H = High level; Z = high impedance; X = Don't care.

Table 9-1. CA-IF4220NF Driver Function Table

The receiver accepts a differential, RS-485/RS-422 level input on the A and B inputs and transfers it to a single-ended, logic-level output (RO). Drive the receiver enable input (REB) low to enable the receiver. Drive REB high to disable the receiver. RO is high impedance when REB is high. Also, the REB pin has an internal pull-up resistor to  $V_{CC}$ , thus, when left open, the receiver is disabled, and RO output is high impedance.

The CA-IF4220NF includes a true fail-safe feature that ensures the receiver output (RO) is high when the receiver inputs are shorted or open, or when they are connected to a differentially terminated transmission line with all drivers disabled. If the differential receiver input voltage ( $V_A - V_B$ ) is greater than or equal to  $V_{TH+}$  (-20mV, maximum), RO is logic high. When the input voltage ( $V_A - V_B$ ) is less than the negative input threshold  $V_{TH-}$  (-200mV, minimum), the receiver output RO turns low. See Table for more details.



Table 9-2. CA-IF4220NF Receiver Function Table

Differential Input	Enable	Output	Function	
$V_{ID} = V_A - V_B$	REB	RO	Function	
$V_{TH+} < V_{ID}$	L	Н	High-level bus state	
$V_{TH-} < V_{ID} < V_{TH+}$	L	Indeterminate	Indeterminate bus state	
$V_{ID} < V_{TH}$	L	L	Low-level bus state	
X	Н	Z	Receiver disabled	
X	OPEN	Z	Receiver disabled by default	
Open-circuit bus	L	Н	Fail-safe high output	
Short-circuit bus	L	Н	Fail-safe high output	
Idle (terminated) bus	L	Н	Fail-safe high output	

#### 10. Application Information

The CA-IF4220NF full-duplex RS-485 transceivers commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires) and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. Figure 10-1Error! Reference source not found. shows a typical point to point application circuit for CA-IF4220NF.

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. In the multiple transceivers networking or high-speed data transmission applications, to minimize reflections, terminate the line at both ends with a termination resistor,  $R_T$ , whose value matches the characteristic impedance ( $Z_0$ ) of the cable, and keep stub lengths off the main line as short as possible. This method, known as parallel termination, generally allows for higher data rates over longer cable length.

To ensure reliable operation at all data rates and supply voltages, the supply pin should be decoupled with at least 100nF ceramic capacitor located as close to the device as possible. This helps to reduce supply voltage ripple and helps to compensate for the resistance and inductance of the PCB power planes.





Figure 10-1. Typical RS-485/RS-422 Network With CA-IF4220NF Full-duplex Transceivers



## 11. Package Information

## **SOIC14 Package Outline**



		COMMO	N DIME	NSIONS	:			
CVMDG		INCHES	:	ММ				
SYMBOL	MIN.	TYP.™	MAX.	MIN.	TYP. <b>≭</b>	MAX.		
Α	.053	.061	.069	1.35	1.55			
A1	.004	.007	.010	0.10	0.18	0.25		
b	.014	.017	.019		0.42	0.49		
С	.007	.009	.010		0.22			
Ε	.150	.154	.157	3.80	3.90	4.00		
e		050 BSC	;	1.27 BSC				
Н	.228	.236	.244	5.80	6.00	6.20 1.27 8°		
L	.016	.033	.050	0.40	0.84			
α	0*	4*	8.	0*	4*			
h	0.01	0.015	0.019	0.25	0.38	0.5		

Typical value provided for reference only. This is not a specification.

	VARIATION A									
SYMBOL	INC	HES	MM							
	MIN.	TYP. <b>≭</b>	MAX.	MIN.	TYP. <b>≖</b>	MAX.				
	.189	.193	.197	4.80	4.90	5.00				
N			8							
MS012			A							
PKG. CODE	\$8+2, \$8+2C, \$8+4, \$8+4C, \$8+5, \$8+6F, \$8+7 \$8+8F, \$8+10F, \$8+11F, \$8+16F, \$8+19F, \$8+20, \$8+21, \$80M+1, \$60M+5, \$80M\$+22, \$8+22, \$8+23, \$80M\$+23, \$80M\$+24									

	VARIATION B									
SYMBOL	INC	HES		ММ						
	MIN.	TYP.×	MAX.	MIN.	TYP. <b>≭</b>	MAX				
	.337	.341	.344	8.55	8.65	8.75				
N	14									
MS012	AB									
PKG. CODE		S14+1C 4, S14M			5, S14+6 I4M+7	, ,				

	VARIATION C									
SYMBOL	INC	HES		м						
	MIN.	TYP.×	MAX. MIN.		TYP.≖	MAX.				
D	.386	.390	.394	9.80	9.90	10.00				
N	16									
MS012	AC									
PKG. CODE	S16+1, S16+1C, S16+3, S16+5, S16+6, S16+8 S16+7F, S16+9F, S16+10F, S16M+3, S16M+6, S16M+11, S16MS+12									

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 2. MATERIAL MUST COMPLY WITH BANNED AND RESTRICTED SUBSTANCES SPEC # 10-0131.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.15 MM (.006') PER SIDE.
- 4. LEADS TO BE COPLANAR WITHIN 0.10mm (.004").
- 5. MEETS JEDEC MS012
- 6. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND POFREE (+) PKG. CODES.

## 12. Soldering Temperature (reflow) Profile




Figure 12-1. Soldering Temperature (reflow) Profile


**Table 12-1. Soldering Temperature Parameter** 

Profile Feature	Pb-Free Assembly
Average ramp-up rate (T <sub>L</sub> =217°C to peak T <sub>P</sub> )	3°C/s max
Time of preheat temperature, 150°C to 200°C	60-120s
Time to be maintained above 217°C	60-150s
Peak temperature	260°C
Time within 5°C of actual peak temperature	30s max
Ramp-down rate (peak T <sub>P</sub> to T <sub>L</sub> =217°C)	6°C/s max
Time from $25^{\circ}{\mathbb C}$ to peak temperature	8min max




## 13. Tape and Reel Information

## **REEL DIMENSIONS**




## **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IF4220NF	SOIC	NF	14	2500	330	16.4	6.5	9.0	2.1	8.0	16.0	Q1



#### 14. Important Statement

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

#### **Trademark information**

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



http://www.chipanalog.com