
Product Specification

Part Name: 3.12 inch PM OLED MODULE
ELEMENT TOUCH Part ID: TLEO25664E-Y

Ver: A



Revision History

Rev.	Date	Contents	Written	Approved
A	2008/5/12	Preliminary Specification	BIN	Zhang

Special Notes

Note1.	

Contents

PHYSICAL DATA

EXTERNAL DIMENSIONS

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL CHARACTERISTICS

TIMING OF POWER SUPPLY

ELECTRO-OPTICAL CHARACTERISTICS

INTERFACE PIN CONNECTIONS


RELIABILITY TESTS

OUTGOING QUALITY CONTROL SPECIFICATION

CAUTIONS IN USING OLED MODULE

□ PHYSICAL DATA

No.	Items	Specification	Unit
1	Display Mode	Passive Matrix OLED	-
2	Display Color	Monochrome (Yellow)	-
3	Duty	1/64	-
4	Resolution	256 (H) x 64 (V)	Pixel
5	Active Area	76.78 (W) x 19.18 (H)	mm
6	Outline Dimension	88.00 (W) x 27.80 (H) x 2.00 (D)	mm
7	Pixel Pitch	0.30 (W) x 0.30 (H)	mm
8	Pixel Size	0.28 (W) x 0.28 (H)	mm
9	Driver IC	SSD1322	-
10	Interface	8-bit parallel,3-/4-wire SPI	-
11	Weight	9.95	g



Pin	Symbol
1	NC (GND)
2	VSS
3	VCC
4	VCOMH
5	VLSH
6	D7
7	D6
8	D5
9	D4
10	D3
11	D2
12	D1
13	D0
14	EBROW
15	RWD#
16	R80
17	B81
18	DC#
19	CS#
20	RES#
21	RE
22	IRF
23	NC.
24	VDDIO
25	VDD
26	VCI
27	VSL
28	VLSH
29	VCC
30	NC (GND)

1. Color: Yellow
2. Driver IC: SSD1322
3. Die Size: 12374um x 1526um
4. TCP Number: SSD1322U
5. Interface:
8-bit 68XX/80XX Parallel, 4-wire SPI
6. General Tolerance: ± 0.30
7. The total thickness (2.10 Max) is without polarizer protective film & remove tape.
The actual assembled total thickness with above materials should be 2.35 Max.

CUSTOMER PART	CUSTOMER	DATE	
DRAWN	SCALE	TITLE	
DWG CHK	UNIT	LCM OUTLINE	
ENGR CHK	mm	DIMENSION	
APPROVAL		MODEL	
		TLEO25664E-Y	
		DWG NO	PAGE
			1/1

▮ ABSOLUTE MAXIMUM RATINGS

Items	Symbol	Min	Typ.	Max	Unit	Notes
Supply voltage for logic	V _{DD}	-0.5	-	2.75	V	1,2
Supply voltage for operation	V _{CI}	-0.3	-	4	V	1,2
Supply voltage for I/O pins	V _{DDIO}	-0.5	-	V _{CI}	V	1,2
Supply voltage for display	V _{CC}	-0.5	-	16	V	1,2
Operating current for V _C	I _{CC}	-	-	55	mA	1,2
Operating temperature	T _{OP}	-30	-	85	°C	-
Storage temperature	T _{ST}	-40	-	90	°C	-
Life time(80cd/m ²)	-	40,000	-	-	hour	3
Humidity	-	-	-	90	%RH	-

Note 1: All the above voltages are on the basis of "V_{SS} = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to "electro-optical characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: V_{CC} = 12.0V, T_a = 25°C, 50% Checkerboard.

Software configuration follows Actual Application Example .

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

□ ELECTRICAL CHARACTERISTICS

◆DC Characteristics

Items	Symbol	Conditions	Min	Typ.	Max	Unit
Supply voltage for logic	V_{DD}		2.4	2.5	2.6	V
Supply voltage for display	V_{CC}	Note 4	11.5	12	12.5	V
Supply voltage for operation	V_{CI}		2.4	2.8	3.5	V
Supply voltage for I/O pins	V_{DDIO}		1.65	1.8	V_{CI}	V
High level input	V_{IH}		$0.8 V_{DDIO}$	-	V_{DDIO}	V
Low level input	V_{IL}		0	-	$0.2 V_{DDIO}$	V
High level output	V_{OH}	$I_{OUT} = 100\mu A, 3.3MH$	$0.9 V_{DDIO}$	-	V_{DDIO}	V
Low level output	V_{OL}	$I_{OUT} = 100\mu A, 3.3MH$	0	-	$0.1 V_{DDIO}$	V
Operating current for V_{CI}	I_{CI}	Note 5	-	1.8	2.25	mA
		Note 6	-	1.8	2.25	mA
Operating current for V_{CC}	I_{CC}	Note 5	-	26.3	32.9	mA
		Note 6	-	41.1	51.4	mA
Sleep mode current for V_{CI}	$I_{CI,SLEEP}$		-	1	5	μA
Sleep mode current for V_{CC}	$I_{CC,SLEEP}$		-	1	5	μA

Note 4: Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 5: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 50% Display Area Turn on.

Note 6: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 100% Display Area Turn on.


* Software configuration follows Actual Application Example .

AC Characteristics

1. 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	ns
t_{AS}	Address Setup Time	10	-	ns
t_{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	7	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
t_{PWLRL}	Read Low Time	150	-	ns
t_{PWLW}	Write Low Time	60	-	ns
t_{PWHRL}	Read High Time	60	-	ns
t_{PWHW}	Write High Time	60	-	ns
t_{CS}	Chip Select Setup Time	0	-	ns
t_{CSH}	Chip Select Hold Time to Read Signal	0	-	ns
t_{CSF}	Chip Select Hold Time	20	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns


* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 2.6\text{V}$, $V_{\text{DDIO}} = 1.6\text{V}$, $V_{\text{CI}} = 2.8\text{V}$, $T_{\text{a}} = 25^{\circ}\text{C}$)



2. 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	ns
t_{AS}	Address Setup Time	10	-	ns
t_{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	7	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (Read)	120	-	ns
	Chip Select Low Pulse Width (Write)	60		
PW_{CSH}	Chip Select High Pulse Width (Read)	60	-	ns
	Chip Select High Pulse Width (Write)	60		
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns


* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 2.6\text{V}$, $V_{\text{DDIO}} = 1.6\text{V}$, $V_{\text{CI}} = 2.8\text{V}$, $T_a = 25^\circ\text{C}$)



3. Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	100	-	ns
t_{AS}	Address Setup Time	15	-	ns
t_{AH}	Address Hold Time	15	-	ns
t_{CSS}	Chip Select Setup Time	20	-	ns
t_{CSH}	Chip Select Hold Time	10	-	ns
t_{DSW}	Write Data Setup Time	15	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{CLKL}	Clock Low Time	20	-	ns
t_{CLKH}	Clock High Time	20	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns


* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V}$ to 2.6V , $V_{\text{DDIO}} = 1.6\text{V}$, $V_{\text{CI}} = 2.8\text{V}$, $T_a = 25^\circ\text{C}$)



4. Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	100	-	ns
t_{AS}	Address Setup Time	15	-	ns
t_{AH}	Address Hold Time	15	-	ns
t_{CSS}	Chip Select Setup Time	20	-	ns
t_{CSH}	Chip Select Hold Time	10	-	ns
t_{DSW}	Write Data Setup Time	15	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{CLKL}	Clock Low Time	20	-	ns
t_{CLKH}	Clock High Time	20	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns

* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V}$ to 2.6V , $V_{\text{DDIO}} = 1.6\text{V}$, $V_{\text{CI}} = 2.8\text{V}$, $T_{\text{a}} = 25^{\circ}\text{C}$)



□ TIMING OF POWER SUPPLY

1. Commands


Refer to the Technical Manual for the SSD1322

2. Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


1.2.1 Power up Sequence:

1. Power up V_{DD} & V_{DDIO}
2. Send Display off command
3. Initialization
4. Clear Screen
5. Power up V_{CC_C}
6. Delay 100ms
(When V_{CC_C} is stable)
7. Send Display on command



1.2.2 Power down Sequence:

1. Send Display off command
2. Power down V_{CC_C}
3. Delay 100ms
(When V_{CC_C} is reach 0 and panel is completely discharges)
4. Power down V_{DD} & V_{DDIO}



Note 8:

- 1) Since an ESD protection circuit is connected between V_{DD} , V_{DDIO} and V_{CC_C} inside the driver IC, V_{CC_C} becomes lower than V_{DD} & V_{DDIO} whenever V_{DD} & V_{DDIO} is ON and V_{CC_C} is OFF.
- 2) V_{CC_C} should be kept float (disable) when it is OFF.
- 3) Power Pins (V_{DD} , V_{DDIO} , V_{CC_C}) can never be pulled to ground under any circumstance.
- 4) V_{DD} & V_{DDIO} should not be power down before V_{CC_C} power down.

3. Reset Circuit


When RES# input is low, the chip is initialized with the following status:

1. Display is OFF
2. 480· 128 Display Mode
3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
4. Display start line is set at display RAM address 0
5. Column address counter is set at 0
6. Normal scan direction of the COM outputs
7. Contrast control registers is set at 7Fh

4. Actual Application Example

Command usage and explanation of an actual example

<Initialization>



If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


■ ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Items		Symbol	Min.	Typ.	Max.	Unit	Remark
Operating Luminance		L	60	80	-	cd /m ²	Yellow
Power Consumption		P	-	-	-	mW	30% pixels ON L=110cd/m ²
Frame Frequency		Fr	-	-	-	Hz	
Color Coordinate	Yellow	CIE x	0.44	0.48	0.52	CIE1931	Darkroom
		CIE y	0.46	0.50	0.54		
Response Time	Rise	Tr	-	-	-	ms	-
	Decay	Td	-	-	-	ms	-
Contrast Ratio*		Cr	20000 :1	-	-		Darkroom
Viewing Angle Uniformity		$\Delta \theta$	160	-	-	Degree	-

Note : Brightness (L_{br}) is subject to the change of the panel characteristics and the customer's request.

* Optical measurement taken at V_{DD} = 2.8V, V_{CC} = 12V.

Software configuration follows Actual Application Example .



Pins connected to MCU interface: D7~D0, E/RD#, R/W#, D/C#, CS#, and RES#

C2, C4: 4.7 μ F

C6: $10\mu\text{F}$

C7: $1\mu\text{F}$

C8: 4.7uF / 25V Tantalum Capacitor

R1: $680k\Omega$, $R1 = (\text{Voltage at IREF} - V_{SS}) / I_{REF}$

R2: $50\Omega, 1/4W$

D1: $\leq 1.4\text{V}, 0.5\text{W}$

2. Pin Definition

Pin Number	Symbol	Type	Function
Power Supply			
26	VCI	P	<i>Power Supply for Operation</i> This is a voltage supply pin. It must be connected to external source & always be equal to or higher than VDD & VDDIO.
25	VDD	P	<i>Power Supply for Core Logic Circuit</i> This is a voltage supply pin. It can be supplied externally (within the range of 2.4~2.6V) or regulated internally from VCI. A capacitor should be connected between this pin & VSS under all circumstances.
24	VDDIO	P	<i>Power Supply for I/O Pin</i> This pin is a power supply pin of I/O buffer. It should be connected to VDD or external source. All I/O signal should have VIH reference to VDDIO. When I/O signal pins (BS0~BS1, D0~D7, control signals...) pull high, they should be connected to VDDIO.
2	VSS	P	<i>Ground of Logic Circuit</i> This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.
3, 29	VCC	P	<i>Power Supply for OEL Pan l</i> These are the most positive voltage supply pin of the chip. They must be connected to external source.
5, 28	VLSS	P	<i>Ground of Analog Circuit</i> These are the analog ground pins. They should be connected to VSS externally.
Driver			
22	IREF	I	<i>Current Reference for Brightness Adjustment</i> This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10uA.
4	VCOMH	P	<i>Voltage Output High Level for COM Signal</i> This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and VSS.
27	VSL	P	<i>Voltage Output Low Level for SEG Signal</i> This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, this pin should connect with resistor and diode to ground.
Testing Pads			
21	FR	O	<i>Frame Frequency Triggering Signal</i> This pin will send out a signal that could be used to identify the driver status. Nothing should be connected to this pin. It should be left open individually.

Pin Number	Symbol	I/O	Function		
Interface					
16 17	BS0 BS1	I	Communicating Protocol Select These pins are MCU interface selection input. See the following table:		
				BS0	BS1
			3-wire SPI	1	0
			4-wire SPI	0	0
			8-bit 68XX Parallel	1	1
			8-bit 80XX Parallel	0	1
20	RES#	I	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed.		
19	CS#	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.		
18	D/C#	I	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.		
14	E/RD#	I	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial mode is selected, this pin must be connected to VSS.		
15	R/W#	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to “High” for read mode and pull it to “Low” for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial mode is selected, this pin must be connected to VSS.		
6~13	D7~D0	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor’s data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. Unused pins must be connected to VSS except for D2 in serial mode.		

Pin Number	Symbol	I/O	Function
Reserve			
23	N.C.	-	<i>Reserved Pin</i> The N.C. pin between function pins are reserved for compatible and flexible design.
1, 30	N.C. (GND)	-	<i>Reserved Pin (Supporting Pin)</i> The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.

□ RELIABILITY TESTS

Item		Condition	Criterion
High Temperature Storage (HTS)		90±2K , 500 hours	1. After testing, the function test is ok. 2. After testing, no addition to the defect. 3. After testing, the change of luminance should be within +/- 50% of initial value. 4. After testing, the change for the mono and area color must be within (+/-0.02, +/-0.02) and for the full color it must be within (+/-0.04, +/-0.04) of initial value based on 1931 CIE coordinates. 5. After testing, the change of total current consumption should be within +/- 50% of initial value.
High Temperature Operating (HTO)		85±2K , 500 hours	
Low Temperature Storage (LTS)		-40±2K , 500 hours	
Low Temperature Operating (LTO)		-30±2K , 500 hours	
High Temperature / High Humidity Storage (HTHHS)		60±3K , 90%±3%RH, 500 hours	
Thermal Shock (Non-operation) (TS)		-40±2K ~ 25K ~ 85±2K (30min) (5min) (30min) 100cycles	
Vibration (Packing)	10~55~10Hz,amplitude 1.5mm, 1 hour for each direction x, y, z	1. One box for each test. 2. No addition to the cosmetic and the electrical defects.	
Drop (Packing)	Height : 1 m, each time for 6 sides, 3 edges, 1 angle		

Note+ 1) For each reliability test, the sample quantity is 3, and only for one test item.
 2) The HTHHS test is requested the Pure Water(Resistance ° 10MΩ).


□ OUTGOING QUALITY CONTROL SPECIFICATION

Σ Standard

According to GB/T2828.1-2003/ISO 2859-1+ 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

Σ Definition

- 1 Major defect : The defect that greatly affect the usability of product.
- 2 Minor defect : The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

Σ Inspection Methods

- 1 The general inspection : under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5 Ć .





- 2 The luminance and color coordinate inspection : By PR705 or BM-7 or the equal equipments, in the dark room, under 25±5 Ć .

Σ Inspection Criteria

- 1 Major defect : AQL= 0.65

Item	Criterion
Function Defect	1. No display or abnormal display is not accepted
	2. Open or short is not accepted.
	3. Power consumption exceeding the spec is not accepted.
Outline Dimension	Outline dimension exceeding the spec is not accepted.
Glass Crack	Glass crack tends to enlarge is not accepted.

- 2 Minor Defect : AQL= 1.5

Item	Criterion			
Spot Defect (dimming and lighting spot)	Size (mm)		Accepted Qty	
			Area A + Area B	Area C
		$\checkmark \leq 0.10$	Ignored	
		$0.10 < \checkmark \leq 0.15$	3	Ignored
		$0.15 < \checkmark \leq 0.20$	1	
		$0.20 < \checkmark$	0	
Note : $\checkmark = (x + y) / 2$				
Line Defect (dimming and lighting line)	L (Length) : mm	W (Width) : mm	Area A + Area B	Area C
	/	$W \leq 0.03$	Ignored	
	$L \leq 3.0$	$0.03 < W \leq 0.05$	2	Ignored
	$L \leq 2.0$	$0.05 < W \leq 0.08$	1	
	/	$0.08 < W$	As spot defect	
Remarks: The total of spot defect and line defect shall not exceed 4 pcs.				
Polarizer Stain	Stain which can be wiped off lightly with a soft cloth or similar cleaning is accepted, otherwise, according to the Spot Defect and the Line Defect.			
Polarizer Scratch	1. If scratch can be seen during operation, according to the criterions of the Spot Defect and the Line Defect.			
	2. If scratch can be seen only under non-operation or some special angle, the criterion is as below :			
	L (Length) : mm	W (Width) : mm	Area A + Area B	Area C
	/	$W \leq 0.03$	Ignore	
	$5.0 < L \leq 10.0$	$0.03 < W \leq 0.05$	2	Ignore
	$L \leq 5.0$	$0.05 < W \leq 0.08$	1	
/	$0.08 < W$	0		
Polarizer Air Bubble	Size		Area A + Area B	Area C
		$\checkmark \leq 0.20$	Ignored	
		$0.20 < \checkmark \leq 0.50$	2	Ignored
		$0.50 < \checkmark \leq 0.80$	1	
		$0.80 < \checkmark$	0	

Glass Defect (Glass Chipped)	1. On the corner	(mm)	<table><tr><td>x</td><td>≤ 2.0</td></tr><tr><td>y</td><td>≤ S</td></tr><tr><td>z</td><td>≤ t</td></tr></table>	x	≤ 2.0	y	≤ S	z	≤ t
	x	≤ 2.0							
	y	≤ S							
	z	≤ t							
2. On the bonding edge	(mm)	<table><tr><td>x</td><td>≤ a / 2</td></tr><tr><td>y</td><td>≤ s / 3</td></tr><tr><td>z</td><td>≤ t</td></tr></table>	x	≤ a / 2	y	≤ s / 3	z	≤ t	
x	≤ a / 2								
y	≤ s / 3								
z	≤ t								
3. On the other edges	(mm)	<table><tr><td>x</td><td>≤ a / 5</td></tr><tr><td>y</td><td>≤ 1.0</td></tr><tr><td>z</td><td>≤ t</td></tr></table>	x	≤ a / 5	y	≤ 1.0	z	≤ t	
x	≤ a / 5								
y	≤ 1.0								
z	≤ t								
	Note: t: glass thickness ; s: pad width ; a: the length of the edge								
TCP Defect	Crack, deep fold and deep pressure mark on the TCP are not accepted								
Pixel Size	The tolerance of display pixel dimension should be within ±20% of the spec								
Luminance	Refer to the spec or the reference sample								
Color	Refer to the spec or the reference sample								

▣ CAUTIONS IN USING OLED MODULE

⌘ Precautions For Handling OLED Module:

1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:
 - i. Avoid drop from high, avoid excessive impact and pressure.
 - ii. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.
 - iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
 - iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
 - v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
 - vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
2. Do not attempt to disassemble or process the OLED Module.
3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
6. Be careful to prevent damage by static electricity:
 - i. Be sure to ground the body when handling the OLED Modules.
 - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
 - iii. Do not assemble and do no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
 - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
 - v. Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.
 - vi. Be sure to use anti-static package.
7. Contamination on terminals can cause an electrochemical reaction and corrode the terminal circuit, so make it clean anytime.
8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.
9. When the logic circuit power is off, do not apply the input signals.
10. Power on sequence: $V_{DD} \uparrow V_{PP}$, and power off sequence: $V_{PP} \downarrow V_{DD}$.
11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module's life time, even make it damaged.
12. Be sure to drive the OLED Module following the Specification and Datasheet of IC controller, otherwise something wrong may be seen.

13. When displaying images, keep them rolling, and avoid one fixed image displaying more than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.

Σ Precautions For Soldering OLED Module:

1. Soldering temperature : 260°C ± 10°C.
2. Soldering time : 3-4 sec.
3. Repeating time : no more than 3 times.
4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

Σ Precautions For Storing OLED Module:

1. Be sure to store the OLED Module in the vacuum bag with dessicant.
2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with dessicant again.
3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
5. It is recommended to keep the temperature between 0 °C and 30 °C , the relative humidity not over 60%.

Σ Return OLED Module Under Warranty:

1. No warranty in the case that the precautions are disregarded.
2. Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects.