

# Asymmetric Half-Bridge AC-DC Power Converter with HB GaN FET Integrated

## ■ General Description

The DK85xx is an AC-DC power converter based on asymmetric half-bridge topology, which integrates half bridge GaN devices. The DK85xx recycles leakage inductance energy to enable primary side ZVS and secondary side ZCS. Therefore, system overall efficiency is improved. Soft switches also can reduce power FET stress, reduce switching losses and reduced EMI interference (EMI).

The DK85xx greatly simplifies system design and manufacture of AC-DC converters, especially those requiring high efficiency and high power density. The DK85xx has comprehensive protection functions such as: overload protection(OCP), output over voltage protection(output OVP), output short circuit protection(output SCP), VCC over and under voltage protection(VCC UVLO and VCC OVP), VS abnormal protection, cycle-by-cycle current limit protection, over temperature protection(OTP), etc.


## ■ Features

- HB GaN FETs integrated
- AHB control circuit and half-bridge driver integrated
- Up to 800KHz switching frequency
- Standby power consumption less than 50mW
- Self adaptive dead time
- Very few peripheral components
- Less voltage stress over secondary side FET
- Built-in frequency jittering
- Built-in HV start-up and X-capacitor discharge
- Built in resonant capacitor discharge function
- Halogen-free and ROHs-compliant


## ■ Applications

- High power density SMPS power adapter/charger
- Laptop adapter, tablet adapters, TV power supply, electrical cycle charger
- Communication power supply
- LED power supply

■ Marking Information



Marking	Note
DK	DK Semiconductor
B	Production testing code
2501	2025 1 <sup>th</sup> Batch of Production
8518	Product No.
DFTT0	Ordering code
T 01	Testing Code




■ Ordering code Definition

1 <sup>st</sup> digit: Package	2 <sup>nd</sup> digit: Controller Version	3 <sup>rd</sup> digit: Resonance FET Specs	4 <sup>th</sup> digit: Main power FET Specs	5 <sup>th</sup> digit: Reserved
D: DFN8*8	F: controller version is F	Y: 700V/330mΩ	Y: 700V/330mΩ	0: reserved
S: ESOP16L		E: 700V/249mΩ	E: 700V/249mΩ	
		O: 700V/160mΩ	O: 700V/160mΩ	
		T: 700V/101mΩ	T: 700V/101mΩ	


■ Ordering Information

Product No.	Ordering Code	Package	Resonance FET Specs	Main power FET Specs	Packaging form
DK8510	DFYYO	DFN8*8	700V/330mΩ	700V/330mΩ	2500pcs/Tray
DK8512	DFEEO	DFN8*8	700V/249mΩ	700V/249mΩ	2500pcs/Tray
DK8515	DFOOO	DFN8*8	700V/160mΩ	700V/160mΩ	2500pcs/Tray
DK8518	DFTT0	DFN8*8	700V/101mΩ	700V/101mΩ	2500pcs/Tray
DK8510	SFYYO	ESOP16L	700V/330mΩ	700V/330mΩ	2000pcs/Tray
DK8512	SFEEO	ESOP16L	700V/249mΩ	700V/249mΩ	2000pcs/Tray
DK8515	SFOOO	ESOP16L	700V/160mΩ	700V/160mΩ	2000pcs/Tray
DK8518	SFTT0	ESOP16L	700V/101mΩ	700V/101mΩ	2000pcs/Tray

■ Typical Application




■ Block Diagram




■ Pin Configuration

Pin Name	Description
GND	Ground reference.
CS	Current sense.
VS	Multi-function pin, used for output OVP, etc.
FB	Input of error amplifier receiving feedback signal from opto-coupler.
VCC	IC power supply input.
XCD	X capacitor discharge, HV start-up.
VCCH	Power supply input for the HS FET driver.
HB	Half-bridge output.
VIN	HV power input, also drain of HS FET.

DFN8\*8



ESOP16L



**■ Absolute Maximum Ratings (TA=25°C Unless otherwise noted)**

Description	Symbol	Value	Unit
VIN maximum voltage (HS FET drain-source voltage)	$V_{VIN(MAX)}$	600	V
HB maximum voltage <sup>①</sup> (LS FET drain-source voltage)	$V_{HB(MAX)}$	600	V
XCD Maximum Voltage	$V_{XCD(MAX)}$	600	V
$V_{CC}$ Maximum voltage	$V_{CC}$	23	V
$V_{CC}$ current	$I_{CC}$	2	mA
Saturation current <sup>②</sup> (Tc = 125 ° C)	$I_{SAT}$	3 (DK8510) 4 (DK8512) 6.8 (DK8515) 10.5 (DK8518)	A
Drain-source continuous current	$I_D$	5 (DK8510) 6 (DK8512) 11 (DK8515) 16 (DK8518)	A
Drain-source pulse current (Tc = 25 ° C, t <sub>PULSE</sub> =10μs)	$I_{D, pulse}$	9 (DK8510) 12 (DK8512) 20 (DK8515) 32 (DK8518)	A
Drain-source pulse current (Tc = 125 ° C, t <sub>PULSE</sub> =10μs)	$I_{D, pulse}$	5 (DK8510) 6 (DK8512) 11 (DK8515) 18 (DK8518)	A
FB Maximum Voltage	$V_{FB(MAX)}$	5.5	V
VS Maximum Voltage	$V_{VS(MAX)}$	5.5	V
CS Maximum Voltage	$V_{CS(MAX)}$	-1~1	V
VCCH Maximum Voltage (HB point voltage as reference point)	$V_{VCCH(MAX)}$	22	V
Total dissipation power	$P_{D(MAX)}$	3 (DFN8*8)	W
Thermal resistance	$\theta_{JC}$	4 (DFN8*8)	°C/W
Maximum junction temperature	$T_{J(MAX)}$	150	°C
Storage temperature range	$T_{STG}$	-40~150	°C
Maximum soldering temperature	$T_w$	260	°C/10s
ESD	CDM	±1750	V
	HBM(except XCD pin)	±4000	V
	HBM(XCD pin)	±1000	V

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

①The GaN power transistor has a withstand voltage of 700V, and the HB pin has a withstand voltage of 600V, so 600V is marked here.

②ISAT is the maximum saturation current of the GaN device at 125° C. The device's saturation current is inversely proportional to its temperature, so device temperature must be considered during use. Refer to the normalized current capability curve of the GaN device in the OPERATION DESCRIPTION section below for saturation current data conversion. The actual system current setting should be determined based on the chip's temperature.

■ ***Electronic Characteristics ( $T_j=25^{\circ}\text{C}$  Unless otherwise noted)***

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>V<sub>CC</sub> Power Supply</b>						
V <sub>CC</sub> Start-up Voltage	V <sub>CC(start)</sub>	Input 90Vac-----265Vac	16.2	18	19.8	Vdc
V <sub>CC</sub> Restart Voltage	V <sub>CC(reset)</sub>		5.6	6.1	6.7	V
V <sub>CC</sub> Operating Current	I <sub>CC(on)</sub>	V <sub>CC</sub> =10V		0.60		mA
V <sub>CC</sub> Overvoltage Protection Point	V <sub>CC(OVP)</sub>		23	24.6	27	V
VCC Recommended Operating Voltage	V <sub>CC(on)</sub>		10		22	V
<b>V<sub>CCH</sub> supply (V<sub>CCH</sub> to HB pin voltage)</b>						
V <sub>CCH</sub> starting voltage	V <sub>CCH(start)</sub>		4.16	4.53	5	V
V <sub>CCH</sub> reset voltage	V <sub>CCH(reset)</sub>		4.09	4.43	4.9	V
<b>XCD provides current</b>						
VCC Start-up Current	I <sub>start</sub>	V <sub>CC</sub> =12V, XCD=32V, R1=2K	2.8	3.4	4.8	mA
X capacitor discharge current	I <sub>XCD</sub>		2.8	4	5.2	mA
<b>Brown In and Brown Out Detection</b>						
Brown-in Start-up Current	I <sub>Brownin</sub>		300	345	380	μA
Brown-out Dropout Current	I <sub>Brownout</sub>		128	148	163	μA
Brownin Detection Interval	t <sub>Brownin</sub>			128		ms
Brownout Detection Time	t <sub>Brownout</sub>		0.75		2.5	ms
<b>Feedback</b>						
FB Open Circuit Voltage	V <sub>FB(open)</sub>		4.7	5.1	5.6	V
FB Short Circuit Current	I <sub>FB(short)</sub>	FB pin shorted to GND, measuring FB current	155	170	187	μA
<b>CS Sampling</b>						


Over power detection CS reference	$V_{CS(OPP)}$		-391	-412	-433	mV
Dynamic overpower detection voltage <sup>①</sup>	$V_{CS(OPPD)}$	$V_{IN}=400V, V_{OR}=146V, L_P=220\mu H, R_{CS}=160m\Omega$		-450		mV
Turn-off delay	$T_{D(OFF)}$			200		ns
Primary over current protection CS reference	$V_{CS(OCp)}$	Abnormal protection time limit		-700		mV
Adaptive control mode current limit voltage	$V_{CS(BUR)}$			-300		mV
Minimum CS voltage reference	$V_{CS(MIN)}$			-160		mV
Leading edge blanking time	$t_{LEB1}$			165		ns
Primary Overcurrent Detection Fade Time	$t_{LEB2}$			80		ns
<b>VS Detection</b>						
VS Over voltage Protection	$V_{VS\_OVP}$		3.85	4.2	4.55	V
VS short circuit protection value	$V_{VS\_OSP}$			0.2		V
Demagnetization threshold voltage	$V_{TH\_VS}$			40		mV
<b>Timer Section</b>						
Maximum On-time	$T_{on\_MAX}$			10.6		$\mu s$
Maximum Switching Cycle	$T_{\_MAX}$			96		$\mu s$
<b>Power Section</b>						
dead time	$T_{dead1}$	LS FET off, HS FET on	150	200	250	ns
dead time	$T_{dead2}$	GS FET off, LS FET on (120ns + adaptive time)	120			ns
Resonance FET on-resistance	$R_{DS(on)}$	DK8510		330	450	m $\Omega$
		DK8512		249	350	m $\Omega$
		DK8515		160	210	m $\Omega$
		DK8518		101	130	m $\Omega$
Main Power FET on-resistance	$R_{DS(on)}$	DK8510		330	450	m $\Omega$
		DK8512		249	350	m $\Omega$
		DK8515		160	210	m $\Omega$
		DK8518		101	130	m $\Omega$
<b>Protection</b>						
Overload protection	$t_{OPP}$			160		ms

detection time						
Protection restart time	$t_{STOP}$			2000		ms
OTP	$T_{SD}$	Junction Temperature	130		150	°C


Note: ①The dynamic overpower detection voltage is affected by the delay of the comparator, and the actual dynamics

$$V_{CS(OOPP)} = V_{CS(OPP)} + 0.2\mu s * (V_{IN} - V_{OR}) * R_{CS} / L_p$$

■ Asymmetric Half Bridge Topology Overview



Asymmetric Half Bridge Topology Application Schematic



Typical waveforms of asymmetric half bridge

### ■ Operating stages of AHB

t1-t2: During this stage, LS FET turns on while the HS FET turns off. The main inductor stores energy and the magnetizing current rises linearly. When  $V_{CS}$  triggers to  $V_{CS\_LIMIT}$ , LS FET turns off. In this stage, secondary rectifier is turned off because of reversely biased voltage.

t2-t3: After LS FET turns off, system enters dead time  $T_{dead1}$ . In this duration, both HS and LS power FETs are turned off to ensure system safety. LS FET  $C_{DS}$  is charged to  $V_{IN}$  while the HS FET  $C_{DS}$  discharges to zero voltage.

t3-t4: During this stage, HS FET ZVS turns on and secondary rectifier turns on. Transformer transfers energy to the secondary side. The primary winding voltage

of the transformer is clamped by the output voltage and the magnetizing current  $I_{MAG}$  decreases linearly.  $L_R$  resonates with  $C_R$  in the resonant tank, which introduces resonant current  $I_R$ . The difference between the resonant current  $I_R$  and the magnetizing current  $I_{MAG}$  transfers to the secondary side;

t4-t5: During this stage, HS FET turns off and  $C_{DS}$  of HS FET charges to  $V_{IN}$  after deadtime  $T_{DEAD2}$ , while LS FET  $C_{DS}$  discharges to zero. Therefore, LS FET can be ZVS turned on in the next circle.  $T_{DEAD2}$  also ensures system safety and avoids LS and HS FETs conducting at the same time.

### ■ Functional Description

The DK85xx is an AC-DC power converter based on asymmetric half-bridge topology, which integrates two GaN FETs. The DK85xx features peak current control mode. The DK85xx recycles leakage inductance energy which involves  $L_R$  and  $C_R$  resonant to realize primary side ZVS and secondary side ZCS, therefore system overall efficiency is improved. Meanwhile, voltage stress over primary and secondary FETs on are reduced compared to traditional flyback topology.

#### ◆ Start-up

The DK85xx features HV start-up. HV start-up circuit charges the external VCC capacitor through XCD pin after system powered on. As VCC voltage exceeds  $V_{CC(START)}$ , the DK85xx starts to work. Auxiliary winding begins to power the IC after output voltage is built up. HV start-up circuit turns off

afterwards to reduce standby power consumption.


#### ◆ Soft Start

After powered on, the DK85xx enters soft start. During soft start, the DK85xx gradually increases  $V_{CS\_LIMIT}$  (absolute value) to prevent output overshoot during startup. Soft start ends when the  $V_{CS\_LIMIT}$  (absolute value) increases to  $|V_{CS(OPP)}|$ . With soft start, The DK85xx can avoid output voltage overshoot and transformer core saturation, also can avoid voltage over stress of the primary MOSFET and secondary rectifier.

#### ◆ Input Voltage Brown-in Detection

After powered on, the DK85xx will detect  $I_{VS}$  current in real time. When  $I_{VS} > I_{Brownin}$ , it means system powered on successfully and

the DK85xx enters soft start. If  $I_{VS} < I_{Brownin}$ , the DK85xx will stop PWM output and after  $T_{Brownin}$ , it will restart. As soon as VCC reaches  $V_{CC(start)}$ , the DK85xx will enter input voltage detection again.



Pull-up resistance calculation formula:

$$R_{vsh} = \frac{[V_{in(start)} - V_{Cr}] \times N_a}{I_{Brownin} \times N_p}$$

$V_{in(start)}$  is the starting voltage,  $N_p$  is the number of turns of the transformer primary winding, and  $N_a$  is the number of turns of the transformer auxiliary winding,  $V_{Cr}$  is the voltage of the resonant capacitor  $C_r$ .

#### ◆ Input Voltage Brown-out Detection

During normal operation, the DK85xx will detect input voltage in real time: If  $I_{VS} < I_{Brownout}$  is detected during the  $t_{Brownout}$  time, the DK85xx will stop PWM output and will restart after  $t_{Brownin}$ . As soon as VCC is charged to  $V_{CC(start)}$ , the DK85xx will restart again.

Brown-out voltage  $V_{in(stop)}$  can be calculated by the following equation:

$$V_{in(stop)} = \frac{R_{vsh} \times I_{Brownout} \times N_p}{N_a} + V_{OR}$$

Note:  $V_{OR}$  is reflected voltage.

#### ◆ Zero Voltage Switch

The DK85xx achieves ZVS by adaptively adjusting the  $T_{on}$  of the HS GaN HEMT, so that the moment of the LS GaN HEMT Switch on occurs exactly when the VHB voltage resonance reaches 0.

#### ◆ X-CAP Discharge

In order to meet the requirements of the safety standard, when powered off, the voltage over the X-cap must be discharged below the safety voltage within a certain time.

The DK85xx series has an integrated X-cap discharge circuit. The X-cap discharge circuit will be activated when powered off. The X-cap voltage will be reduced to safe voltage within 1 or 2s.

#### ◆ Frequency Jittering

The DK85xx has frequency jittering function which can disperse the energy level of the electromagnetic interference effectively. Hence the EMI filter can be easily designed.

#### ◆ Leading Edge Blanking

Due to the distributed capacitance of the power supply system, the CS voltage will have a voltage spike during system power on, which will trigger system protection if not handled properly. To avoid such problem, the DK85xx will sample CS voltage after a blanking time  $t_{LEB1}$ . During  $t_{LEB1}$ , the DK85xx will not sample CS voltage to filter the spike out.


#### ◆ Negative Voltage Sampling

The DK85xx detects CS voltage to determine the primary current, i.e.  $I_{pk} = V_{CS} / R_{CS}$ . The DK85xx uses negative CS voltage sampling to diminish the interference of  $V_{CS}$  over the GaN driver voltage  $V_{GS}$ . System reliability can be

improved and GaN driver can be stabilized in this way.

◆ **Current capability of GaN devices**

For GaN power devices, temperature is an important factor affecting the device's current capability. The normalized curve of the device's current capability and junction temperature is shown in the figure, with  $T_j=125\text{ }^\circ\text{C}$  as the reference. Based on the actual device junction temperature, the current capability of the device at this temperature is converted.




◆ **Feedback Control**

The DK85xx uses cycle by cycle primary peak current limit PWM control algorithm to adjust output power. By detecting the feedback voltage, it can precisely control the output power.


The DK85xx have four operation modes when having different load conditions. The relation between  $V_{CS\_LIMIT}$  and FB voltage as the picture below. During full load or heavy load condition, the DK85xx enters HP\_PFM\_ZVS mode. As load reduces,  $V_{CS\_LIMIT}$  reduces linearly. When  $V_{CS\_LIMIT}$  hits  $V_{CS(BUR)}$ , the DK85xx enters AP\_ZVS mode. In this mode, the DK85xx remains  $V_{CS\_LIMIT}$  at a certain level and PWM will have 2~10 output according to load level. After these PWM output, system will enter free oscillation. During this mode, the fewest PWM output number is 2. If load continues to decrease, the DK85xx will enter PFM\_ZVS mode, during which  $V_{CS\_LIMIT}$  will continuously decrease. When  $V_{CS\_LIMIT}$  hits  $V_{CS(MIN)}$ , the DK85xx enters standby mode. These four modes will

be discussed in detail.



**Standby Mode:**


In order to meet the efficiency requirement of Energy Star, the DK85xx detects the load status automatically through FB voltage which is has a linear relation with load status. When system load is at 0~10%, the DK85xx enters standby mode. In this mode,  $V_{CS\_LIMIT}$  is  $V_{CS(MIN)}$  and will have 1 PWM output to minimize the standby power consumption.



**PFM\_ZVS Mode:**

When system load increases to 10~20%, the DK85xx exits standby mode and enters PFM\_ZVS

mode. In this mode,  $V_{CS\_LIMIT}$  gradually increases from 160mV to 300mV as load increases and system frequency decreases accordingly to improve light load efficiency. Although system in light load mode, the DK85xx can still achieve zero voltage switching(ZVS) which will increase light load efficiency further more.




### Adaptive Control Mode (AP\_ZVS)

When system load increases to 20~70%, the DK85xx enters adaptive control (AP\_ZVS) mode. During this mode,  $V_{CS\_LIMIT}$  is fixed at 300mV and the DK85xx outputs 2~10 PWMs to optimize the system overall efficiency. As load increases, the DK85xx will output more PWMs as system demand.

### ■ Protections


#### ◆ Over Power Protection (OPP)

Once the DK85xx detects a continuous 160mS  $V_{CS} > V_{CS(opp)}$ , system enters over power protection(OPP), both LS and HS driver output will stop immediately.



### High Power PFM ZVS (HP\_PFM\_ZVS)

The DK85xx enters HP\_PFM\_ZVS mode as load increases above 70%. During this mode  $V_{CS\_LIMIT}$  varies from  $V_{CS(BUR)}$  to  $V_{CS(opp)}$  as load increases. As  $V_{CS\_LIMIT}$  varies, system frequency decreases accordingly. Both LS and HS GaN HEMTs can realize zero voltage switching(ZVS) during this mode to ensure maximum conversion efficiency.



#### ◆ Output Over Voltage Protection (OVP)

The DK85xx can accurately detect the output voltage through the VS voltage. During open loop condition, VS voltage will increase as system output voltage increases. When the VS voltage reaches  $V_{VS\_OVP}$ , the DK85xx will stop PWM output.

When output protection voltage is determined,  $R_{VSL}$  can be calculated using the following equation:

$$V_{VS\_OVP} = \frac{V_{out(ovp)} \times N_a \times R_{vsl}}{N_s \times (R_{vsl} + R_{vsh})}$$

Where  $N_s$  is the number of turns of the transformer secondary winding and voltage drop over the rectifier diode is neglected.

### ◆ Output Short Circuit Protection (OSP)

Once the DK85xx detects  $VS < V_{VS\_OSP}$ , it will trigger output short circuit protection(OSP). The DK85xx will stop PWM output.

### ◆ VCC Over/Under Voltage Protection

The DK85xx features VCC over/under voltage protection, which turns off the PWM outputs when the VCC voltage rises above  $V_{CC(ovp)}$  or falls below  $V_{CC(reset)}$ .

### ◆ VS Abnormal Protection (VSP)

The DK85xx features VS abnormal

protection, which will trigger when detects pull-up resistor open connected or pull-down resistor short connected.

DK85xx will stop PWM outputs when enters VS abnormal protection.

### ◆ Output Rectifier Abnormal Protection


When the secondary rectifier diode is opened or shorted, or the primary inductor is shorted, the  $V_{CS}$  will reach  $V_{CS(ocp)}$  rapidly, this will trigger over current protection of the DK85xx.

### ◆ Over Temperature Protection (OTP)

The DK85xx features over temperature protection which monitors the junction temperature of the primary Gan HEMTs in real time. As long as the junction temperature exceeds the over temperature protection threshold  $T_{SD}$ , the DK85xx will stop PWM output.


■ **PACKAGE OUTLINE DIMENSIONS**

DFN8\*8




Symbol	Dimensions In Millimeters		
	Min	NOM	Max
A	7.80	7.88	8.00
B	7.80	7.88	8.00
C	1.18	1.23	1.25
D	0.18	0.20	0.25
E	0.35	0.40	0.45
F	0.60	0.65	0.70
G	1.27(BSC)		
G1	0.60	0.62	0.65
H	1.40	1.50	1.60
I	1.60	1.70	1.80
J	1.40	1.50	1.60
K	7.10	7.25	7.40
L	3.05	3.15	3.25
M	2.35	2.45	2.55
N	4.55	4.65	4.75
O	0.90	1.00	1.20
P	2.54(BSC)		

Taping and Reeling Information



Symbol	SPEC (mm)
A0	8.30 ± 0.10
B0	8.30 ± 0.10
C	76.5 ± 0.50
K0	1.50 ± 0.10
P0	4.00 ± 0.10
P1	12.00 ± 0.10
P2	2.00 ± 0.10
T	0.30 ± 0.05
E	1.75 ± 0.10
F	7.50 ± 0.05
D0	1.50 + 0.1/-0
D1	1.50 + 0.25/-0.4
W	16.00+0.3/-0.1

ESOP16L



Symbol	Dimensions In Millimeters		
	Min	NOM	Max
A	11.40	11.50	11.60
B	7.40	7.50	7.60
C	1.55	1.60	1.65
C1	1.65	1.70	1.75
D	0.30 (BSC)		
E	1.27 (BSC)		
F	0.75	0.80	0.85
G	9.80	9.90	10.00
H	2.05	2.10	2.15
I	0.40	0.42	0.45
I1	1.67	1.72	1.77
I2	2.90	3.00	3.10
J	1.10	1.20	1.30
K	9.52	9.62	9.72
L	3.40	3.50	3.60
M	2.00	2.10	2.20
N	5.45	5.55	5.65

O	1.85	1.95	2.05
P	3.35	3.45	3.55
Q	1.40	1.50	1.60
R	1.70	1.80	1.90
S	4.70	4.80	4.90
T	1.17	1.27	1.37
U	5.68	5.78	5.88
V	3.30	3.40	3.50
W	1.75	1.85	1.95