

CA-IS3062 5kV_{RMS} Isolated CAN Transceivers with Integrated DC-DC Converter

1 Features

- Meets the ISO 11898-2 physical layer standards
- Integrated DC-DC converter for cable-side power
- Integrated protection increases robustness
 - 5kV_{RMS} withstand isolation voltage for 60s (galvanic isolation)
 - ±150kV/µs typical CMTI
 - ±58V fault-tolerant CANH and CANL
 - ±30V extended common-mode input range (CMR)
 - Transmitter dominant timeout prevents lockup, data rates down to 5.5 kbps
 - Thermal shutdown
 - Wide operating temperature range: -40°C to 125°C
- Date rate is up to 1Mbps
- Operating from a single 5V supply on the logic side, CA-IS3062VW provides individual logic supply input
- Low loop delay: 150ns (typical), 210ns (maximum)
- Ideal passive behavior when unpowered
- Wide-body SOIC16-WB(W) package
- Safety regulatory approvals (pending)
 - VDE 0884-11 reinforced isolation
 - UL according to UL1577
 - IEC 60950-1, IEC62368-1, IEC60601-1, IEC 61010-1, and GB4843.1-2011 reinforced insulation certifications

2 Applications

- Industrial Controls
- Building Automation
- Security and Protection System
- Transportation
- Medical
- Telecom

3 General Description

The CA-IS3062x are galvanically-isolated CAN transceivers with a built-in isolated DC-DC converter, that eliminates the need for a separate isolated power supply in space constrained isolation designs. The logic input and output buffers separated by a silicon oxide (SiO₂) insulation barrier provide up to 5kV_{RMS} (60s) of galvanic isolation. Isolation improves communication by breaking ground loops and reduces noise where there are large differences in ground potential between ports.

The CA-IS3062W/CA-IS3062VW devices operate from a single 5V supply on the logic side. An integrated DC-DC converter generates the 5V operating voltage for the cableside. The individual logic supply input of the CA-IS3062VW allows fully compatible +2.7V to +5.5V logic for the logic input and output lines. These devices do not require any external components other than bypass capacitors to realize an isolated CAN port. The transceivers operate up to 1Mbps data rate and feature integrated protection for robust communication, including current limit, thermal shutdown, and the extended ±58V fault protection on the CAN bus for equipment where overvoltage protection is required. The dominant timeout detection prevents bus lockup caused by controller error or by a fault on the TXD input. These CAN receivers also incorporate an input common-mode range (CMR) of ±30V, exceeding the ISO 11898 specification of -2V to +7V.


The CA-IS3062W/CA-IS3062VW are available in wide-body 16 pin SOIC(W) package, operate over -40°C to +125°C temperature range.

Device information

Part Number	Package	Package size (nominal value)
CA-IS3062W CA-IS3062VW	SOIC16-WB(W)	10.30 mm × 7.50 mm



Simplified functional block diagram



4 Ordering Information

Part #	V _{cc} (V)	Data Rate (kbps)	Galvanic Isolation (±V)	Logic Supply Input (V _{CCL})	Package
CA-IS3062W	4.5~5.5	1000	5000	N/A	SOIC16-WB
CA-IS3062VW	4.5~5.5	1000	5000	Yes	SOIC16-WB

Table 4-1. Ordering Information



Contents

1	Feat	ures	1		
2	App	lications	1		
3	Gen	eral Description	1		
4	Ordering Information2				
5	Revi	sion History	3		
6	Pin (Configuration and Functions	4		
7	Spec	cifications	5		
	7.1	Absolute Maximum Ratings ¹	5		
	7.2	ESD Ratings	5		
	7.3	Recommended Operating Conditions	5		
	7.4	Thermal Information	5		
	7.5	Insulation Specifications	6		
	7.6	Safety-Related Certifications	7		
	7.7	Electrical Characteristics	8		
	7.8	Switching Characteristics			
	7.9	Typical Characteristics	10		
8	Para	meter Measurement Information	13		

9	Detailed Description					
	9.1	Ove	rview	16		
	9.2	CAN	CAN Bus Status			
	9.3	Rece	eiver	16		
	9.4	Tran	smitter	16		
	9.5	Isola	ated Supply Output	17		
	9.6	Prot	ection Functions	17		
		9.6.1	Signal Isolation and Power Isolation	17		
		9.6.2	Undervoltage Lockout	17		
		9.6.3	Thermal Shutdown	18		
		9.6.4	Current-Limit	18		
		9.6.5	Transmitter-Dominant Timeout	18		
10		Applic	ation Information	18		
11		Packa	ge Information	21		
12		Solder	ring Temperature (reflow) Profil	e22		
13		Tape a	and Reel Information	23		
14			tant Statement			

5 Revision History

Revision Number	Description	Page Changed
Version 1.00	Version 1.00 NA	
Version 1.01	Revised logic-side supply current I _{CC}	8
version 1.01	Removed ordering information	20
	Updated Table 9-2 Transmitter Truth Table	16
Version 1.02	Updated description and style of the datasheet	all
Version 1.02	Updated recommendations of PCB layout and input/output cap selection	20
	Updated TXD Pin description	3
Version 1.03	Add PCB layout guideline and Figure 10-3.	20
Marrian 1.04	Added new parts of CA-IS3062VW,	2
Version 1.04	Updated PCB layout Guidelines.	20
Version 1.05 Updated POD information		21
Version 1.06	Version 1.06 Updated UL certification information and Icc current data	

6 Pin Configuration and Functions




Figure 6-1. CA-IS3062W and CA-IS3062VW Pin Configuration

Pin name	Pin n	umber	Type	Description
Finnanie	CA-IS3062W	CA-IS3062VW	Туре	Description
V _{CC}	1	1	Power supply	Power supply input for the logic side. Bypass V_{CC} to GND1 with
VCC	T	T	Power suppry	$0.1\mu F//10\mu F$ capacitor as close to the device as possible.
GND1	2, 8	2, 8	Ground	Logic side ground.
				Transmitter data input. CANH and CANL are in the dominant
TXD	3	3	Digital I/O	state when TXD is low. CANH and CANL are in the recessive state
				when TXD is high.
NC	4, 6, 7, 14	4, 6, 14	-	No connection, do not connect these pins and leave them open
RXD	5	5	Digital I/O	Receiver output. RXD is high when the bus is in the recessive
RAD				state. RXD is low when the bus is in the dominant state.
V _{CCL} ¹		7	Power supply	Logic-supply input. V_{CCL} is the logic supply voltage for logic-side
VCCL		/	Power suppry	input/output. Bypass to GND1 with a 0.1µF capacitor.
GND2	9, 10, 15	9, 10, 15	Ground	Bus side ground.
CANL	12	12	Differential I/O	Low-level CAN differential line.
CANH	13	13	Differential I/O	High-level CAN differential line.
				Isolated power supply output, provide power for the cable-side.
V _{ISO}	11, 16 11	11, 16	Power supply	Bypass V_{ISO} to GND2 with $0.1\mu F//10\mu F$ capacitors as close to the
				device as possible.
Note:				
1. Logic-Sup	oply Input. V _{CCL} can	be different voltage	from V _{CC} supply, whi	ch allows fully compatible +2.7V to +5.5V logic for the logic lines.

Table 6-1. CA-IS3062W/CA-IS3062VW Pin Configuration and Description



7 Specifications

7.1 Absolute Maximum Ratings¹

	Parameters	Minimum value	Maximum value	Unit
V _{CC} or V _{ISO}	Power supply voltage ²	-0.5	6.0	V
TXD or RXD to GND1	Logic side voltage (RXD, TXD)	-0.5	$V_{CC}/V_{CCL} + 0.5^{3}$	V
CANH or CANL to GND2	Bus side voltage (CANH and CANL)	-40	40	V
lo	Receiver output current	-15	15	mA
Tj	Junction temperature		150	°C
T _{STG}	Storage temperature range	-65	150	°C
Nataa				

Notes:

1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.

2. All voltage values except differential I/O bus voltages are with respect to the local ground (GND1 or GND2) and are peak voltage values.

3. Maximum voltage must not be exceed 6 V.

7.2 ESD Ratings

			Numerical value	Unit
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, CANH, CANL ¹	±6000	
V_{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, other pins ¹	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ²	±2000	
Not	es:			
1.	Per JEDEC document JEP1	55, 500V HBM allows safe manufacturing of standard ESD control process.		
2.	Per JEDEC document JEP1	57, 250V CDM allows safe manufacturing of standard ESD control process.		

7.3 Recommended Operating Conditions

Logic sido powor voltago					
Logic side power voltage		4.5	5	5.5	V
.ogic supply input		2.375		5.5	
Voltage at bus pins (separately o	r common mode)	-30		30	V
Input high voltage	Driver (TXD)	2		$V_{CC}/V_{CCL} + 0.3$	V
Input low voltage	Driver (TXD)	-0.3		0.8	V
High-level output current	Driver	-70			mA
	Receiver	-2			
Low-level output current	Driver			70	mA
	Receiver			2.5	
Ambient temperature		-40	25	125	°C
Junction temperature		-40		150	°C
Total power dissipation	V_{CC} = 5.5V, T_A = 125°C, R_L = 60 Ω , TXD input is 500 kHz, 50% duty cycle square wave			900	mW
Thermal shutdown temperature	1		180		°C
	ogic supply input Voltage at bus pins (separately of Input high voltage Input low voltage High-level output current Low-level output current Ambient temperature Junction temperature Total power dissipation	O Constraint of	Logic supply input2.375Logic supply input2.375Voltage at bus pins (separately or common mode)-30Input high voltageDriver (TXD)Input low voltageDriver (TXD)High-level output currentDriverLow-level output currentDriverAmbient temperature-40Junction temperature-40Vcc = 5.5V, T_A = 125°C, R_L = 60\Omega, TXD input is 500 kHz, 50% duty cycle square wave	Logic supply input2.375Logic supply input2.375Voltage at bus pins (separately or common mode)-30Input high voltageDriver (TXD)Input low voltageDriver (TXD)High-level output currentDriverLow-level output currentDriverReceiver-2Low-level output currentReceiverAmbient temperature-40Junction temperature-40Vcc = 5.5V, T_A = 125°C, R_L = 60\Omega, TXDinput is 500 kHz, 50% duty cycle squarewave	Logic supply input2.3755.5Voltage at bus pins (separately or common mode)-3030Input high voltageDriver (TXD)2 $V_{CC}/V_{CCL} + 0.3$ Input low voltageDriver (TXD)-0.30.8High-level output currentDriver-70Low-level output currentDriver-2Input is soo kHz, 50% duty cycle square wave-40150Yotal power dissipationV _{CC} = 5.5V, T _A = 125°C, R _L = 60Ω, TXD input is 500 kHz, 50% duty cycle square wave900

7.4 Thermal Information

Heat meter		SOIC16-WB	Unit
R _{θJA}	Junction-to-ambient thermal resistance	68.5	°C/W

CA-IS3062W, CA-IS3062VW

Version 1.06, 2023/03/20

7.5 Insulation Specifications

	Parameters	Test conditions	Value	Unit
CLR	External clearance ¹	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ¹	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
	Material group	Per IEC 60664-1	I	
		Rated mains voltage $\leq 300 V_{RMS}$	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage $\leq 400 V_{RMS}$	I-IV	
		Rated mains voltage ≤ 600 V _{RMS}	1-111	
DIN V V	/DE V 0884-11:2017-01 ²			
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V _{PK}
v	Maximum aparating isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDB) test	1000	V _{RM}
VIOWM	Maximum operating isolation voltage	DC voltage	1414	V _{DC}
		$V_{\text{TEST}} = V_{\text{IOTM}}$		
v	Maximum transient isolation voltage	t=60 s (certified);	7070	V
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}$		VP
		t=1 s (100% product test)		
		Test method in accordance with IEC 60065, 1.2/50 µs		
V _{IOSM}	Maximum surge isolation voltage ³	waveform,	6250	VPI
		$V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}}$ (production test)		
		Method a, after input/output safety test of the subgroup 2/3,		
		$V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s;	≤5	
		$V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 s$		
		Method a, after environmental test of the subgroup 1,		
-	A successful all success	$V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s;	≤5	
q _{pd}	Apparent charge	$V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 s$		pC
		Method b, at routine test (100% production test) and		
		preconditioning (type test)	<u>ر ج</u>	
		$V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1 s$;	≤5	
		$V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 s$		
CIO	Barrier capacitance, input to output ⁴	$V_{IO} = 0.4 \times \sin(2\pi ft), f = 1 MHz$	~0.5	pF
		V _{IO} = 500 V, T _A = 25°C	>1012	
R _{IO}	Isolation resistance	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>1011	Ω
		V _{IO} = 500 V at T _s = 150°C	>10 ⁹	
	Contaminant level		2	
UL ²				
		$V_{\text{TEST}} = V_{\text{ISO}}$, t = 60 s (qualification)		<u> </u>
VISO	Maximum withstanding isolation voltage	$V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$, t = 1 s (100% production test)	5000	VRM
Notes:				
1. Tl	his coupler is suitable for "safe electrical insulati neans of suitable protective circuits.	on" only within the safety ratings. Compliance with the safety rating	s shall be ensure	d by
	evices are immersed in oil during surge characte	prization		
	he characterization charge is discharging charge			

3. The characterization charge is discharging charge (pd) caused by partial discharge.

4. Capacitance and resistance are measured with all pins on field-side and logic-side tied together.





Shanghai Chipanalog Microelectronics Co., Ltd. 7.6 Safety-Related Certifications

CA-IS3062W, CA-IS3062VW

Version 1.06, 2023/03/20

7.6 Safety-Related	Certifications			
VDE (pending)	CSA (pending)	UL	CQC (pending)	TUV (pending)
Certified according to DIN VDE V 0884- 11:2017-01	Certified according to IEC 60950-1, IEC 62368- 1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 443.1-2011	Certified according to EN/IEC 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A2:2013
Maximum transient isolation voltage: 7070V _{pk} (SOIC16-W),	SOP16-W: 5000 V _{RMS}	SOP16-W: 5000 V_{RMS} (Altitude \leq 5000 m)	Reinforced insulation, 600 V _{RMS} maximum working voltage (Altitude ≤ 5000 m)	
		Certificate number: UL- CA-2121166-1	Certificate number:	

CA-IS3062W, CA-IS3062VW

Version 1.06, 2023/03/20

CHIPANALOG

7.7 Electrical Characteristics

over recommended operating	g conditions (unless otherwise note	d). All typical values are at 25°	C with $V_{CC} = 5 V$. $V_{CCI} = V_{CC}$.
over recommended operating			

	Parameters		Test conditions	MIN.	TYP.	MAX.	Unit	
Supply	Current							
		dominant	$V_{I} = 0V, R_{L} = 60\Omega$	65	95	125		
CC	Logic-side supply current	recessive	$V_{I} = V_{CC}$		10	20	mA	
solate	d Power Supply (no-load on bu				-	-		
ISO	Isolated output voltage		I _{ISO} = 0 to 130mA	4.75	5	5.25	V	
			$R_L = NC^2$		130			
SO	Maximum load current ¹		$R_L = 60\Omega$		90		mA	
			$R_1 = 45\Omega$		80			
ISO(LINE	DC line regulation		$I_{ISO} = 50$ mA, $V_{CC} = 4.5$ V to 5.5V		2		mV/	
			I _{ISO} = 0 to 130mA		1%		,	
FF	Efficiency @ maximum load	d current	I _{ISO} = 130mA, C _{LOAD} = 0.1μF 10μF		53%			
Driver								
		CANH		2.9	3.4	4.5		
′ _{O(D)} B	sus output voltage (dominant)	CANL	$V_1 = 0V, R_1 = 60\Omega$; see Figure 8-1, Figure 8-2	0.5		2	V	
O(R)	Bus output voltage (recessi		$V_1 = 2V$, $R_L = 60\Omega$; see Figure 8-1, Figure 8-2	2	2.5	3	V	
J(N)		-,	$V_1 = 2V_1 R_1 = 60\Omega;$					
			see Figure 8-1, Figure 8-2, Figure 8-3	1.5		3	V	
/ _{OD(D)} [Differential output voltage (dom	ninant)	$V_1 = 0V, R_L = 45\Omega;$					
			see Figure 8-1, Figure 8-2, Figure 8-3	1.3		3	V	
			$V_1 = 3V, R_1 = 60\Omega$; see Figure 8-1, Figure					
	Differential output voltage (rece	ssive)	8-2	-80		80	mV	
OD(K) -			V _I = 3V, no-load	-0.05		0.05	V	
V _{OC(D)} Common mode output voltage (dominant)				2	2.5	3	V	
$V_{OC(pp)}$ Peak to peak common mode output		see Figure 8-7		2.5	5	•		
voltage		a cp o c			60		mV	
I _{IH} High-level input current, TXD input		V ₁ = 2V			20	μA		
	Low-level input current, TXD inp	-	$V_1 = 0.8V$	-20			μΑ	
	,,,,,,, _		$V_{CANH} = -30 V$, CANL open ; see Figure 8-10	-105	-36		P** 1	
			$V_{CANH} = 30 V$, CANL open ; see Figure 8-10		0.6	2	mA	
os(ss) S	Short-circuit steady-state output	current	$V_{CANL} = -30$ V, CANH open ; see Figure 8-10	-2	-0.6			
			$V_{CANL} = 30V$, CANH open ; see Figure 8-10		42	105		
Receive	er					100		
	Positive-going bus input thresho	ld voltage			0.8	0.9	V	
	Negative-going bus input thresh			0.5	0.65		V	
	Hysteresis voltage	014 101466		50	125		mV	
			$I_{OH} = -4mA$; see Figure 8-6	V _{CC} /V _{CCL} -0.8	4.8			
/ _{ОН}	High-level output voltage		$I_{OH} = -20\mu$ A; see Figure 8-6	V _{CC} /V _{CCL} = 0.0	5		V	
			$I_{OL} = 4$ mA; see Figure 8-6		0.2	0.4		
/ _{OL} H	ligh-level output voltage		$I_{OL} = 20\mu A$; see Figure 8-6		0.2	0.4	V	
			TXD = $3V$, $V_1 = 0.4 \times \sin(2\pi ft) + 2.5$,		0	0.1		
C _i C	CANH or CANL input capacitance	e to ground	f = 1MHz		24		pF	
LID D	Differential input capacitance		TXD = $3V$, $V_1 = 0.4 \times \sin(2\pi ft)$, f= 1MHz		12		pF	
	CANH and CANL input capacitan	re	TXD = 3V	15	14	40	kΩ	
	Differential input resistance		TXD = 3V	30		40 80	kΩ	
	nput resistance matching			-2%	0%		к12	
· · /		4	V _{CANH} = V _{CANL}	-270	070	2%		
	(1 – [R _{IN(CANH)} / R _{IN(CANL)}]) x 100% Common mode transient immur		V = 0 V or V = 0 or V	100	150		1411	
~N AT! /	DODDOD DODD FRANCIANT IMMII	III V	$V_1 = 0V$ or V_{CC} ; see Figure 8-11	100	150		kV/μ	

1. The available output current from V_{ISO} will be reduced when $T_A > 85$ °C, see Figure 7-12.the maximum output current of V_{ISO} vs. temperature.

2. R_L = NC means no-load connection between CANH and CANL.



7.8 Switching Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with V_{CC} = 5 V, V_{CCL} = V_{CC}.

	Parameters	Test conditions	MIN	ТҮР	MAX	Unit
Devic	e					
t _{loop1}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant		110	150	210	ns
t _{loop2}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	See Figure 8-8.	110	150	210	ns
Drive						
t _{PLH}	TXD propagation delay (recessive to dominant)		35	75	130	
t _{PHL}	TXD propagation delay (dominant to recessive)		35	55	100	
tr	Differential driver output rise time	See Figure 8-4.		55	100	ns
t _f	Differential driver output fall time			60	105	
t _{TXD_DT}	o ¹ TXD dominant timeout	C _L = 100 pF; see Figure 8-9.	2	5	8	ms
Receiv	ver					
t _{PLH}	RXD propagation delay (recessive to dominant)			85	140	
t _{PHL}	RXD Propagation delay (dominant to recessive)	Soo Eiguro 8 6		60	140	
t _r	RXD Output signal rise time	See Figure 8-6.		2.5	6	ns
t _f	RXD Output signal fall time			2.5	6	

1. The TXD dominant time out (t_{TXD_DTO}) disables the driver of the transceiver once the TXD has been dominant longer than (t_{TXD_DTO}) which releases the bus lines to recessive preventing a local failure from locking the bus dominant.


CA-IS3062W, CA-IS3062VW

Version 1.06, 2023/03/20

06


7.9 Typical Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with V_{CC} = 5 V, V_{CCL} = V_{CC} .





CA-IS3062W, CA-IS3062VW Version 1.06, 2023/03/20






CA-IS3062W, CA-IS3062VW

Version 1.06, 2023/03/20

Shanghai Chipanalog Microelectronics Co., Ltd.





8 Parameter Measurement Information




Figure 8-1. Driver Voltage and Current Definition




Figure 8-2. Bus Logic State Voltage Definition





Figure 8-3. Driver V_{OD} with Common Mode Loading Test Circuit



Notes:

- 1. The input pulse is supplied by a generator with characteristics: $PRR \le 125$ kHz, 50% duty cycle; rise time $t_r \le 6$ ns, fall time $t_r \le 6$ ns; $Z_0 = 50 \Omega$.
- 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.

Figure 8-4. Transmitter Test Circuit and Timing Diagram



CA-IS3062W, CA-IS3062VW Version 1.06, 2023/03/20

Shanghai Chipanalog Microelectronics Co., Ltd.





Figure 8-5. Receiver Voltage and Current Definition



Notes:

- 1. The input pulse is supplied by a generator with characteristics: $PRR \le 125$ kHz, 50% duty cycle; rise time t_r ≤ 6 ns, fall time t_r ≤ 6 ns; $Z_0 = 50$ Ω .
- 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.

Figure 8-6. Receiver Test Circuit and Timing Diagram




Figure 8-7. Peak-to-Peak Output Voltage Test Circuit and Waveform





Figure 8-8. TXD to RXD Loop Delay





Notes:

- 1. The input pulse is supplied by a generator with characteristics: $PRR \le 125$ kHz, 50% duty cycle; rise time $t_r \le 6$ ns, fall time $t_r \le 6$ ns; $Z_0 = 50 \Omega$.
- 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.

Figure 8-9. Transmitting Dominant Timeout Timing Diagram




Figure 8-10. Driver Short Circuit Current Test Circuit and Measurement




Figure 8-11. Common-Mode Transient Immunity Test Circuit

9 Detailed Description

9.1 Overview

The CA-IS3062x isolated CAN transceivers provide up to $5000V_{RMS}$ (60s) of galvanic isolation between the CAN cable-side and the logic-side of the transceivers. These integrated transceivers are suitable for applications that have limited board space and require more integration. Only external bypass capacitors are needed to fully realize an isolated CAN port. The devices feature up to 150 kV/µs common mode transient immunity, allow up to 1Mbps communication across an isolation barrier. Robust isolation coupled with high standoff voltage and increased speeds enables efficient communication in noisy environments, making them ideal for communication with the microcontroller in a wide range of applications such as industrial control, building automation, telecom rectifiers, HVACs etc. industrial applications.

The supply voltage range for the logic side is 4.5V to 5.5V (V_{CC}), also the CA-IS3062VW provides individual logic supply input and allows fully compatible +2.7V to +5.5V logic for the digital lines. Power isolation is achieved with an integrated DC-DC convertor to generate a regulated 5V supply for the cable-side. The receiver input common-mode range is ±30V, exceeding the ISO 11898 specification of -2V to +7V, and the fault tolerant is up to ±58V. Dominant timeout prevents the bus from being blocked by a hung-up microcontroller, and the outputs CANH and CANL are short-circuit current-limited, protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

9.2 CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH-CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between -120mV and +12mV, or when it is near zero(lower than 0.5V), see Figure 8-2.

9.3 Receiver

The receiver reads the differential input from the bus line (CANH and CANL) and transfers this data as a single-ended output RXD to the CAN controller. The internal comparator senses the difference voltage $V_{DIFF} = (V_{CANH}-V_{CANL})$, with respect to an internal threshold of 0.7V. If $V_{DIFF} > 0.9V$, a logic-low is present on RXD; If $V_{DIFF} < 0.5V$, a logic-high is present. The CANH and CANL common-mode range is ±30V in normal mode. RXD is a logic-high when CANH and CANL are shorted or terminated and un-driven. See Table 9-1 for more details.

V _{ID} =V _{CANH} -V _{CANL}	BUS STATE	RXD			
V _{ID} ≥0.9V	Dominant	Low			
0.5V < V _{ID} <0.9V	Indeterminate	Indeterminate			
$V_{\text{ID}} \leq 0.5 V$	Recessive	High			
Open (V _{ID} ≈ 0V)	Open	High			

Table	9-1.	Receiver	Truth Table	
-------	------	----------	--------------------	--

9.4 Transmitter

The transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in Table 9-2. CANH and CANL outputs are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.



V	INPUT	TXD LOW TIME	OUTPUT			
V _{cc}	TXD		CANH	CANL	BUS STATE	
	Low	< t _{TXD_DTO}	High	Low	Dominant	
Power Up	Low	> t _{TXD_DTO}	V _{ISO} /2	V _{ISO} /2	Recessive	
	High or Open	Х	V _{ISO} /2	V _{ISO} /2	Recessive	
Power Down	Х	Х	Hi-Z	Hi-Z	Hi-Z	

Table 9-2. Transmitter Truth Table (When not connected to the bus)

X = Don't care, Hi-Z = high-impedance.

9.5 Isolated Supply Output

The integrated DC-DC converter provides up to 650mW of isolated power with +5V fixed output voltage configuration. The maximum output current from V_{ISO} is shown as Table 9-3. Note that the I_{ISO} value in Table 9-3 is the maximum output current at +25°C. With the increase of temperature, especially when the temperature exceeds +85°C, the maximum load current will be decreased, see Figure 7-12. Maximum output current from V_{ISO} at different temperature and bus load.

Table 5-3. Maximum Output current of $v_{ISO} \oplus T_A = 25$ C						
Supply voltage V _{cc} (V)	V _{ISO} (V)	$R_L(\Omega)$ between CANH and CANL	l _{iso} (mA)			
4.5~5.5	5	NC ¹	130			
4.5~5.5	5	60	90			
4.5~5.5 5		45	80			
Note:						
1. NC means no-load connection between CANH and CANL.						

Table 9-3. Maximum Output Current of V_{ISO} @ T_A = 25°C

9.6 **Protection Functions**

9.6.1 Signal Isolation and Power Isolation

The CA-IS3062x devices integrated digital galvanic isolators using Chipanalog's capacitive isolation technology based on the ON-OFF keying (OOK) modulation scheme, allow data transmission between the controller side and cable side of the transceiver with different power domains. Also, the power isolation is achieved with an integrated DC-DC convertor to generate a regulated 5V supply for the cable-side.

9.6.2 Undervoltage Lockout

Both CA-IS3062W and CA-IS3062VW devices have undervoltage detection on V_{CC} supply terminal, the CA-IS3062VW also features undervoltage detection on V_{CCL} supply terminal, that place the device in protected mode during an undervoltage event on V_{CCL} or/and V_{CC} , see Table 9-3 and Table 9-4. Once the undervoltage condition is cleared and the supply voltage has returned to a valid level, the devices transition to normal mode. The host controller should not attempt to send or receive messages until the transceivers enter normal mode.

V _{cc}	DEVICE STATE	BUS OUTPUT	RXD
$> V_{CC(UVLO+)}$	Normal	Per TXD	Mirrors Bus
< V _{CC(UVLO_})	Protected mode	High Impedance	High Impedance

Table 9-4. CA-IS3062W Undervoltage Lockout

Table 9-5. CA-IS3062VW Undervoltage Lockout

CA-IS3062W, CA-IS3062VW Version 1.06, 2023/03/20



Shanghai Chipanalog Microelectronics Co., Ltd.

V _{cc}	V _{CCL}	DEVICE STATE	BUS OUTPUT	RXD
> V _{CC(UVLO+)}	> V _{CCL(UVLO+)}	Normal	Per TXD	Mirrors Bus
< V _{CC(UVLO_)}	> V _{CCL(UVLO+)}	Protected mode	High Impedance	High Impedance
$> V_{CC(UVLO+)}$	< V _{CCL(UVLO_)}	Protected mode	High Impedance	High Impedance
< V _{CC(UVLO_)}	< V _{CCL(UVLO_)}	Protected mode	High Impedance	High Impedance

9.6.3 Thermal Shutdown

If the junction temperature of the CA-IS3062W/CA-IS3062VW devices exceed the thermal shutdown threshold $T_{J(shutdown)}$ (180°C, typ.), the devices turn off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops to normal operation temperature of the device(160°C, typ.).

9.6.4 Current-Limit

The CA-IS3062x protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.

9.6.5 Transmitter-Dominant Timeout

The CA-IS3062x devices feature a transmitter-dominant timeout (t_{TXD_DTO}) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than t_{TXD_DTO} , the transmitter is disabled, releasing the bus to a recessive state. After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. So the minimum transmitted data rate can be calculated as: 11 bits/ t_{TXD_DTO} = 11 bits / 2ms = 5.5kbps. The transmitter-dominant timeout limits the minimum possible data rate of the CA-IS3062W/CA-IS3062VW to 5.5kbps.

10 Application Information

CAN interface has been a very popular serial communication standard in the industry and automotive applications due to its excellent prioritization and arbitration capabilities. In systems with different voltage domains, isolation is typically used to protect the low voltage side from the high voltage side in case of any faults. The CA-IS3062x provide complete isolated solution for these kind of applications, see Figure 10-1 the typical application circuit.

The CA-IS3062x devices can operate up to 1Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes. However, with careful design, and consider of high input impedance of the CA-IS3062x, designers can have many more nodes (up to 110) on the CAN bus.






Figure 10-1. Typical Application Circuit

In multi-drop CAN applications, it is important to maintain a single linear bus of uniform impedance that is properly terminated at each end. A star, ring, or tree configuration should never be used. Any deviation from the end-to-end wiring scheme creates a stub. High-speed data edges on a stub can create reflections back down to the bus. These reflections can cause data errors by eroding the noise margin of the system. Although stubs are unavoidable in a multi-drop system, care should be taken to keep these stubs as short as possible, especially when operating with high data rates. See Figure 10-2, the typical CAN bus operating circuit, termination may be a single 120Ω resistor (R_T) at the end of the bus, either on the cable or in a terminating node; or split termination, the two 60Ω termination resistors in parallel may be used if filtering and stabilization of the common mode voltage of the bus is desired.





Figure 10-2. Typical CAN Bus Operating Circuit



CA-IS3062W, CA-IS3062VW Version 1.06, 2023/03/20

Shanghai Chipanalog Microelectronics Co., Ltd.


To ensure reliable operation at all data rates, it is strongly recommended to bypass V_{CC} and V_{ISO} with 0.1μ F | 10 μ F low-ESR ceramic capacitors to GND1 and GND2 respectively. Place the bypass capacitors as close to the power supply input/output pins as possible. The PCB designer should follow some critical recommendations in order to get the best performance from the design. For the high-speed operating digital circuit boards, we recommend to use the standard FR-4 PCB material and a minimum of four layers is required to accomplish a low EMI PCB design. Also, keep the input/output traces as short as possible, avoid using vias to make low-inductance paths for the signals. For harsh industrial environments, external protection might be necessary to protect the CAN transceiver during normal operation. If the 10 μ F ceramic close to V_{CC} and V_{ISO} pins and keep distance within 2mm. The input/output ceramic capacitor and the IC must be placed on the same PCB layer and connected without any vias to reduce parasite. The recommended PCB layout of CA-IS3062VW is shown in Figure 10-3. For the logic supply input, we recommend to use a 1 μ F ceramic capacitors with X5R or X7R between V_{CCL} pin and GND1.V_{ISO}(PIN11) is power pin for CAN module inside, place a 1 μ F ceramic capacitors as close as possible to this pin.






11 Package Information


Wide-body SOIC16 Package Outline




TOP VIEW



FRONT VIEW



RECOMMMENDED LAND PATTERN



LEFT SIDE VIEW

Note:

1. All dimensions are in millimeters, angles are in degrees.



12 Soldering Temperature (reflow) Profile




Figure 12-1. Soldering Temperature (reflow) Prof
--

Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 $^{\circ}$ C to Peak)	3°C /second max
Time of Preheat temp(from 150 ℃ to 200 ℃	60-120 second
Time to be maintained above 217 °C	60-150 second
Peak temperature	260 +5/-0 °C
Time within 5°C of actual peak temp	30 second
Ramp-down rate	6 °C /second max.
Time from 25°C to peak temp	8 minutes max




13 Tape and Reel Information

REEL DIMENSIONS


Reel Diameter

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
К0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3062W	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3062VW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1

CA-IS3062W, CA-IS3062VW Version 1.06, 2023/03/20

Shanghai Chipanalog Microelectronics Co., Ltd.

14 Important Statement

The above information is for reference only and intended to help Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

Trademark information

Chipanalog Inc.[®] and Chipanalog[®] are registered trademarks of Chipanalog.



http://www.chipanalog.com