

## Product Overview

The NSi823xC devices are high reliability triple-channel digital isolators. The NSi823xC device is safety certified by UL1577 support 5kV<sub>rms</sub> insulation withstand voltage, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSi823xC is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 250kV/us. The NSi823xC device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSi823xC device supports to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

## Key Features

- Up to 5000V<sub>rms</sub> Insulation voltage
- Data rate: DC to 150Mbps
- Power supply voltage: 2.5V to 5.5V
- High CMTI: 250kV/us
- Chip level ESD: HBM:  $\pm 8\text{kV}$
- Robust Electromagnetic Compatibility (EMC)
  - System-Level ESD, EFT, and Surge Immunity
  - Low Emissions
- Default output high level or low level option
- Low power consumption: 1.5mA/ch (1 Mbps)
- Low propagation delay: <15ns
- Operation temperature: -40°C~125°C
- RoHS-compliant packages:
  - SOP16(300mil)

## Safety Regulatory Approvals

- UL recognition: up to 5000V<sub>rms</sub> for 1 minute per UL1577
- CQC certification per GB4943.1-2022
- CSA component notice 5A
- DIN EN IEC 60747-17 (VDE 0884-17)

## Applications

- Industrial automation system
- Isolated SPI, RS232, RS485
- General-purpose multichannel isolation
- Motor control

## Device Information

Part Number	Package	Body Size
NSi823xC-DSWR	SOP16(300mil)	10.30mm × 7.50mm

## Functional Block Diagrams




Figure 1. NSi823xC Block Diagram

## INDEX

<b>1. PIN CONFIGURATION AND FUNCTIONS .....</b>	<b>3</b>
<b>2. ABSOLUTE MAXIMUM RATINGS .....</b>	<b>4</b>
<b>3. RECOMMENDED OPERATING CONDITIONS .....</b>	<b>4</b>
<b>4. THERMAL INFORMATION.....</b>	<b>5</b>
<b>5. SPECIFICATIONS .....</b>	<b>5</b>
5.1. ELECTRICAL CHARACTERISTICS.....	5
5.2. SUPPLY CURRENT CHARACTERISTICS – 5V SUPPLY.....	6
5.3. SUPPLY CURRENT CHARACTERISTICS – 3.3V SUPPLY.....	7
5.4. SUPPLY CURRENT CHARACTERISTICS – 2.5V SUPPLY .....	8
5.5. SWITCHING CHARACTERISTICS - 5V SUPPLY.....	9
5.6. SWITCHING CHARACTERISTICS - 3.3V SUPPLY.....	9
5.7. SWITCHING CHARACTERISTICS - 2.5V SUPPLY.....	10
5.8. TYPICAL PERFORMANCE CHARACTERISTICS .....	11
5.9. PARAMETER MEASUREMENT INFORMATION .....	12
<b>6. HIGH VOLTAGE FEATURE DESCRIPTION .....</b>	<b>13</b>
6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS .....	13
6.2. SAFETY-LIMITING VALUES .....	14
6.3. REGULATORY INFORMATION.....	15
<b>7. FUNCTION DESCRIPTION .....</b>	<b>16</b>
7.1. OVERVIEW.....	16
7.2. OOK MODULATION .....	17
<b>8. APPLICATION NOTE .....</b>	<b>18</b>
8.1. TYPICAL APPLICATION CIRCUIT .....	18
8.2. PCB LAYOUT .....	18
8.3. HIGH SPEED PERFORMANCE.....	19
8.4. TYPICAL SUPPLY CURRENT EQUATIONS .....	19
<b>9. PACKAGE INFORMATION .....</b>	<b>20</b>
<b>10. ORDER INFORMATION.....</b>	<b>21</b>
<b>11. DOCUMENTATION SUPPORT.....</b>	<b>21</b>
<b>12. TAPE AND REEL INFORMATION .....</b>	<b>22</b>
<b>13. REVISION HISTORY.....</b>	<b>24</b>

## 1. Pin Configuration and Functions




Figure 1.1 NSi8230C SOP16 Package

Figure 1.2 NSi8231C SOP16 Package

**Table 1.1 NSi8230C/ NSi8231C SOP16 Pin Configuration and Description**

<b>NSi8230C PIN NO.</b>	<b>NSi8231C PIN NO.</b>	<b>SYMBOL</b>	<b>FUNCTION</b>
1	1	VDD <sub>1</sub>	Power Supply for Isolator Side 1
2	2	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
3	3	INA	Logic Input A
4	4	INB	Logic Input B
5	12	INC	Logic Input C
6	6	NC	No Connection.
7	7	NC/ EN <sub>1</sub>	No Connection. or Output Enable 1. Active high logic input. When EN <sub>1</sub> is high or NC, the output of Side 1 is enabled. When EN <sub>1</sub> is low, the output of Side 1 is disabled to high impedance state.
8	8	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
9	9	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
10	10	EN <sub>2</sub>	Output Enable 2. Active high logic input. When EN <sub>2</sub> is high or NC, the output of Side 2 is enabled. When EN <sub>2</sub> is low, the output of Side 2 is disabled to high impedance state.
11	11	NC	No Connection.
12	5	OUTC	Logic Output C
13	13	OUTB	Logic Output B
14	14	OUTA	Logic Output A
15	15	GND2	Ground 2, the ground reference for Isolator Side 2

<b>NSi8230C PIN NO.</b>	<b>NSi8231C PIN NO.</b>	<b>SYMBOL</b>	<b>FUNCTION</b>
16	16	VDD2	Power Supply for Isolator Side 2

## 2. Absolute Maximum Ratings

<b>Parameters</b>	<b>Symbol</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	<b>Comments</b>
Power Supply Voltage	VDD1, VDD2	-0.5		6.5	V	
Maximum Input Voltage	VINA, VINB, VINC	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Output Voltage	VOUTA, VOUTB, VOUTC	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Input/Output Pulse Voltage	VINA, VINB, VINC, VOUTA, VOUTB, VOUTC	-0.8		VDD+0.8	V	Pulse width should be less than 100ns, and the duty cycle should be less than 10%
Output current	I <sub>o</sub>	-15		15	mA	
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>			6.25	kV	
Operating Temperature	T <sub>opr</sub>	-40		125	°C	
Junction Temperature	T <sub>J</sub>			150	°C	
Storage Temperature	T <sub>stg</sub>	-65		150	°C	
Electrostatic discharge	HBM			±8000	V	
	CDM			±2000	V	

## 3. Recommended Operating Conditions

<b>Parameters</b>	<b>Symbol</b>	<b>min</b>	<b>typ</b>	<b>max</b>	<b>unit</b>
Power Supply Voltage	VDD1, VDD2	2.5		5.5	V
Operating Temperature	T <sub>opr</sub>	-40		125	°C
High Level Input Voltage	V <sub>IH</sub>	2			V
Low Level Input Voltage	V <sub>IL</sub>			0.8	V

Data rate	DR			150	Mbps
-----------	----	--	--	-----	------

## 4. Thermal Information

Parameters	Symbol	SOP16(300mil)	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	78.9	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC\ (top)}$	41.6	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	43.6	°C/W

## 5. Specifications

### 5.1. Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V,  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ . Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V,  $T_A = 25^\circ\text{C}$ )

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power on Reset	VDD <sub>POR</sub>		2.2		V	POR threshold as during power-up
	VDD <sub>HYS</sub>		0.1		V	POR threshold Hysteresis
Input Threshold	V <sub>IT</sub>		1.6		V	Input Threshold at rising edge
	V <sub>IT_HYS</sub>		0.4		V	Input Threshold Hysteresis
High Level Input Voltage	V <sub>IH</sub>	2			V	
Low Level Input Voltage	V <sub>IL</sub>			0.8	V	
High Level Output Voltage	V <sub>OH</sub>	VDD-0.4			V	I <sub>OH</sub> = -4mA
Low Level Output Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4mA
Output Impedance	R <sub>out</sub>		50		ohm	
Input Pull high or low Current	I <sub>pull</sub>		8	15	uA	
Start Up Time after POR	t <sub>rbs</sub>		10		us	
Common Mode Transient Immunity	CMTI	±200	±250		kV/us	See <a href="#">Figure 5.11</a> , C <sub>L</sub> = 15pF

## 5.2. Supply Current Characteristics – 5V Supply

( $VDD1=5V \pm 10\%$ ,  $VDD2=5V \pm 10\%$ ,  $T_A = -40^\circ C$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $VDD1 = 5V$ ,  $VDD2 = 5V$ ,  $T_A = 25^\circ C$ )

Parameters	Symbol	Min	Typ.	Max	Unit	Comments
Supply current	<b>NSi8230</b>					
	$I_{DD1}(Q0)$		1.24	2.04	mA	All Input 0V for NSi8230x0 Or All Input at supply for NSi8230x1
	$I_{DD2}(Q0)$		2.94	4.84	mA	
	$I_{DD1}(Q1)$		4.25	7.02	mA	All Input at supply for NSi8230x0 Or All Input 0V for NSi8230x1
	$I_{DD2}(Q1)$		3.00	4.95	mA	
	$I_{DD1}(1M)$		2.43	4.00	mA	All Input with 1Mbps, $C_L=15pF$
	$I_{DD2}(1M)$		2.45	4.27	mA	
	$I_{DD1}(10M)$		2.92	4.82	mA	All Input with 10Mbps, $C_L=15pF$
	$I_{DD2}(10M)$		3.06	5.99	mA	
	$I_{DD1}(100M)$		3.97	7.93	mA	All Input with 100Mbps, $C_L=15pF$
	$I_{DD2}(100M)$		12.47	29.28	mA	
Supply current	<b>NSi8231</b>					
	$I_{DD1}(Q0)$		1.66	2.74	mA	All Input 0V for NSi8231x0 Or All Input at supply for NSi8231x1
	$I_{DD2}(Q0)$		2.51	4.14	mA	
	$I_{DD1}(Q1)$		3.69	6.09	mA	All Input at supply for NSi8231x0 Or All Input 0V for NSi8231x1
	$I_{DD2}(Q1)$		3.56	5.87	mA	
	$I_{DD1}(1M)$		2.31	3.81	mA	All Input with 1Mbps, $C_L=15pF$
	$I_{DD2}(1M)$		2.40	4.17	mA	
	$I_{DD1}(10M)$		2.75	4.53	mA	All Input with 10Mbps, $C_L=15pF$
	$I_{DD2}(10M)$		3.40	5.61	mA	
	$I_{DD1}(100M)$		6.69	13.38	mA	All Input with 100Mbps, $C_L=15pF$
	$I_{DD2}(100M)$		12.47	24.94	mA	

### 5.3. Supply Current Characteristics –3.3V Supply

( $VDD1=3.3V \pm 10\%$ ,  $VDD2=3.3V \pm 10\%$ ,  $T_A=-40^\circ C$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $VDD1 = 3.3V$ ,  $VDD2 = 3.3V$ ,  $T_A = 25^\circ C$ )

Parameters	Symbol	Min	Typ.	Max	Unit	Comments
Supply current	<b>NSi8230</b>					
	$I_{DD1}(Q0)$		1.19	1.96	mA	All Input 0V for NSi8230x0 Or All Input at supply for NSi8230x1
	$I_{DD2}(Q0)$		2.87	4.74	mA	
	$I_{DD1}(Q1)$		4.20	6.93	mA	All Input at supply for NSi8230x0 Or All Input 0V for NSi8230x1
	$I_{DD2}(Q1)$		2.93	4.83	mA	
	$I_{DD1}(1M)$		2.38	3.92	mA	All Input with 1Mbps, $C_L=15pF$
	$I_{DD2}(1M)$		2.37	4.14	mA	
	$I_{DD1}(10M)$		2.81	4.64	mA	All Input with 10Mbps, $C_L=15pF$
	$I_{DD2}(10M)$		2.66	5.27	mA	
	$I_{DD1}(100M)$		3.30	6.59	mA	All Input with 100Mbps, $C_L=15pF$
	$I_{DD2}(100M)$		10.01	20.01	mA	
Supply current	<b>NSi8231</b>					
	$I_{DD1}(Q0)$		1.61	2.66	mA	All Input 0V for NSi8231x0 Or All Input at supply for NSi8231x1
	$I_{DD2}(Q0)$		2.45	4.04	mA	
	$I_{DD1}(Q1)$		3.64	6.00	mA	All Input at supply for NSi8231x0 Or All Input 0V for NSi8231x1
	$I_{DD2}(Q1)$		3.49	5.76	mA	
	$I_{DD1}(1M)$		2.25	3.71	mA	All Input with 1Mbps, $C_L=15pF$
	$I_{DD2}(1M)$		2.34	4.06	mA	
	$I_{DD1}(10M)$		2.53	4.18	mA	All Input with 10Mbps, $C_L=15pF$
	$I_{DD2}(10M)$		3.00	4.94	mA	
	$I_{DD1}(100M)$		5.42	10.84	mA	All Input with 100Mbps, $C_L=15pF$
	$I_{DD2}(100M)$		10.01	20.01	mA	

## 5.4. Supply Current Characteristics-2.5V Supply

( $VDD1=2.5V \pm 10\%$ ,  $VDD2=2.5V \pm 10\%$ ,  $T_A=-40^\circ C$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $VDD1 = 2.5V$ ,  $VDD2 = 2.5V$ ,  $T_A = 25^\circ C$ )

Parameters	Symbol	Min	Typ.	Max	Unit	Comments
Supply current	<b>NSi8230</b>					
	$I_{DD1}(Q0)$		1.17	1.92	mA	All Input 0V for NSi8230x0 Or All Input at supply for NSi8230x1
	$I_{DD2}(Q0)$		2.83	4.66	mA	
	$I_{DD1}(Q1)$		4.14	6.83	mA	All Input at supply for NSi8230x0 Or All Input 0V for NSi8230x1
	$I_{DD2}(Q1)$		2.87	4.74	mA	
	$I_{DD1}(1M)$		2.30	3.80	mA	All Input with 1Mbps, $C_L=15pF$
	$I_{DD2}(1M)$		2.31	4.05	mA	
	$I_{DD1}(10M)$		2.70	4.46	mA	All Input with 10Mbps, $C_L=15pF$
	$I_{DD2}(10M)$		2.46	4.90	mA	
	$I_{DD1}(100M)$		2.85	5.70	mA	All Input with 100Mbps, $C_L=15pF$
	$I_{DD2}(100M)$		8.22	16.44	mA	
Supply current	<b>NSi8231</b>					
	$I_{DD1}(Q0)$		1.58	2.61	mA	All Input 0V for NSi8231x0 Or All Input at supply for NSi8231x1
	$I_{DD2}(Q0)$		2.41	3.98	mA	
	$I_{DD1}(Q1)$		3.58	5.90	mA	All Input at supply for NSi8231x0 Or All Input 0V for NSi8231x1
	$I_{DD2}(Q1)$		3.43	5.67	mA	
	$I_{DD1}(1M)$		2.18	3.60	mA	All Input with 1Mbps, $C_L=15pF$
	$I_{DD2}(1M)$		2.29	3.95	mA	
	$I_{DD1}(10M)$		2.39	3.95	mA	All Input with 10Mbps, $C_L=15pF$
	$I_{DD2}(10M)$		2.80	4.61	mA	
	$I_{DD1}(100M)$		4.53	9.05	mA	All Input with 100Mbps, $C_L=15pF$
	$I_{DD2}(100M)$		8.22	16.44	mA	

## 5.5. Switching Characteristics - 5V Supply

( $VDD1=5V \pm 10\%$ ,  $VDD2=5V \pm 10\%$ ,  $T_A = -40^\circ C$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $VDD1 = 5V$ ,  $VDD2 = 5V$ ,  $T_A = 25^\circ C$ )

Parameters	Symbol	Min	Typ.	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	$t_{PLH}$	2.5	6.54	15	ns	See <a href="#">Figure 5.9</a> , $C_L = 15pF$
	$t_{PHL}$	2.5	8.30	15	ns	See <a href="#">Figure 5.9</a> , $C_L = 15pF$
Pulse Width Distortion $ t_{PHL} - t_{PLH} $	PWD			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15pF$
Rising Time	$t_r$			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15pF$
Falling Time	$t_f$			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15pF$
Peak Eye Diagram Jitter	$t_{JIT}(PK)$		350		ps	
Channel-to-Channel Delay Skew	$t_{SK}(c2c)$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK}(p2p)$			5.0	ns	
Disable high to Tri-State	$t_{PHZ}$		10.0	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15pF$ , $R_L=1k$
Enable to Data high Valid	$t_{PZH}$		8.3	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15pF$ , $R_L=1k$
Disable low to Tri-State	$t_{PLZ}$		10.2	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15pF$ , $R_L=1k$
Enable to Data high Valid	$t_{PZL}$		8.6	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15pF$ , $R_L=1k$

## 5.6. Switching Characteristics - 3.3V Supply

( $VDD1=3.3V \pm 10\%$ ,  $VDD2=3.3V \pm 10\%$ ,  $T_A = -40^\circ C$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $VDD1 = 3.3V$ ,  $VDD2 = 3.3V$ ,  $T_A = 25^\circ C$ )

Parameters	Symbol	Min	Typ.	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	$t_{PLH}$	2.5	7.5	15	ns	See <a href="#">Figure 5.9</a> , $C_L = 15pF$
	$t_{PHL}$	2.5	8.7	15	ns	See <a href="#">Figure 5.9</a> , $C_L = 15pF$
Pulse Width Distortion $ t_{PHL} - t_{PLH} $	PWD			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15pF$

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Rising Time	$t_r$			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15\text{pF}$
Falling Time	$t_f$			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15\text{pF}$
Peak Eye Diagram Jitter	$t_{JIT}(\text{PK})$		350		ps	
Channel-to-Channel Delay Skew	$t_{SK}(c2c)$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK}(\text{p2p})$			5.0	ns	
Disable high to Tri-State	$t_{PHZ}$		11.6	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15\text{pF}, R_L=1\text{k}$
Enable to Data high Valid	$t_{PZH}$		11.7	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15\text{pF}, R_L=1\text{k}$
Disable low to Tri-State	$t_{PLZ}$		14.5	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15\text{pF}, R_L=1\text{k}$
Enable to Data high Valid	$t_{PZL}$		11.8	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15\text{pF}, R_L=1\text{k}$

## 5.7. Switching Characteristics - 2.5V Supply

( $\text{VDD1}=2.5\text{V}\pm 10\%$ ,  $\text{VDD2}=2.5\text{V}\pm 10\%$ ,  $T_A=-40^\circ\text{C}$  to  $125^\circ\text{C}$ . Unless otherwise noted, Typical values are at **VDD1 = 2.5V, VDD2 = 2.5V,  $T_A = 25^\circ\text{C}$** )

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	$t_{PLH}$	2.5	9.0	15	ns	See <a href="#">Figure 5.9</a> , $C_L = 15\text{pF}$
	$t_{PHL}$	2.5	9.3	15	ns	See <a href="#">Figure 5.9</a> , $C_L = 15\text{pF}$
Pulse Width Distortion $ t_{PHL} - t_{PLH} $	PWD			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15\text{pF}$
Rising Time	$t_r$			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15\text{pF}$
Falling Time	$t_f$			5.0	ns	See <a href="#">Figure 5.9</a> , $C_L = 15\text{pF}$
Peak Eye Diagram Jitter	$t_{JIT}(\text{PK})$		350		ps	
Channel-to-Channel Delay Skew	$t_{SK}(c2c)$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK}(\text{p2p})$			5.0	ns	
Disable high to Tri-State	$t_{PHZ}$		12.2	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15\text{pF}, R_L=1\text{k}$
Enable to Data high Valid	$t_{PZH}$		17.0	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15\text{pF}, R_L=1\text{k}$
Disable low to Tri-State	$t_{PLZ}$		17.2	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15\text{pF}, R_L=1\text{k}$

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Enable to Data high Valid	$t_{PZL}$		17.8	30	ns	See <a href="#">Figure 5.10</a> , $C_L = 15\text{pF}$ , $R_L=1\text{k}$

## 5.8. Typical Performance Characteristics




Figure 5.1 NSi8130 VDD1 Supply Current vs Data Rate




Figure 5.2 NSi8130 VDD2 Supply Current vs Data Rate




Figure 5.3 NSi8131 VDD1 Supply Current vs Data Rate




Figure 5.4 NSi8131 VDD2 Supply Current vs Data Rate




Figure 5.5 Rising Edge Propagation Delay Vs Temp




Figure 5.6 Falling Edge Propagation Delay Vs Temp

## 5.9. Parameter Measurement Information




Figure 5.7 Switching Characteristics Test Circuit and Waveform




Figure 5.8 Enable/Disable Propagation Delay Time Test Circuit and Waveform




Figure 5.9 Common-Mode Transient Immunity Test Circuit

## 6. High Voltage Feature Description

### 6.1. Insulation and Safety Related Specifications

Description	Test Condition	Symbol	Value	Unit
Min. External Air Gap (Clearance)		CLR	8	mm
Min. External Tracking (Creepage)		CPG	8	mm
Distance through the Insulation		DTI	28	um
Comparative Tracking Index	DIN EN 60112 (VDE 0303-11)	CTI	>600	V
Material Group	IEC 60112		I	
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage $\leq 150\text{VRms}$			I to IV	
For Rated Mains Voltage $\leq 300\text{VRms}$			I to IV	
For Rated Mains Voltage $\leq 600\text{VRms}$			I to IV	
For Rated Mains Voltage $\leq 1000\text{VRms}$			I to III	
Insulation Specification per DIN EN IEC 60747-17 (VDE 0884-17) :2021-10 <sup>1)</sup>				
Climatic Category			40/125/21	
Pollution Degree	per DIN VDE 0110, Table 1		2	
Maximum Working Isolation Voltage	AC voltage	V <sub>IOWM</sub>	1500	V <sub>RMS</sub>
	DC voltage		1500	V <sub>DC</sub>
Maximum Repetitive Isolation Voltage		V <sub>IORM</sub>	2121	V <sub>peak</sub>
Input to Output Test Voltage, Method B1	$V_{ini.b} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.875$ , $t_{ini} = t_m = 1 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$ , 100% production test	V <sub>pd (m)</sub>	3977	V <sub>peak</sub>
Input to Output Test Voltage, Method A. After Environmental Tests Subgroup 1	$V_{ini.a} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.6$ , $t_{ini} = 60 \text{ sec}$ , $t_m = 10 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$	V <sub>pd (m)</sub>	3394	V <sub>peak</sub>
Input to Output Test Voltage, Method A. After Input and Output Safety Test Subgroup 2 and Subgroup 3	$V_{ini.a} = V_{IOTM}$ , $V_{pd(m)} = V_{IORM} \times 1.2$ , $t_{ini} = 60 \text{ sec}$ , $t_m = 10 \text{ sec}$ , $q_{pd} \leq 5 \text{ pC}$	V <sub>pd (m)</sub>	2545	V <sub>peak</sub>
Maximum Transient Isolation Voltage	$t = 60 \text{ sec}$	V <sub>IOTM</sub>	8000	V <sub>peak</sub>
Maximum Surge Isolation Voltage	Test method per IEC62368-1,	V <sub>IOSM</sub>	6250	V <sub>peak</sub>

	1.2/50us waveform, $V_{TEST} = 1.6 \times V_{IOSM}$			
Isolation Resistance	$V_{IO} = 500 \text{ V}, T_A = T_S$	$R_{IO}$	$>10^9$	$\Omega$
	$V_{IO} = 500 \text{ V}, 100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		$>10^{11}$	$\Omega$
Isolation Capacitance	$f = 1\text{MHz}$	$C_{IO}$	1.2	pF
Insulation Specification per UL1577				
Withstand Isolation Voltage	$V_{TEST} = 1.2 \times V_{ISO}, t = 1 \text{ sec}$ , 100% production test	$V_{ISO}$	5000	$V_{rms}$

- 1) This coupler is suitable for “safe electrical insulation” only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

## 6.2. Safety-Limiting Values

Reinforced isolation safety-limiting values as outlined in VDE 0884-17 of NSi823xC-xSWxR (SOP16(300mil))

Description	Test Condition	Value	Unit
Safety Supply Power	$R_{\theta JA} = 78.9 \text{ }^\circ\text{C/W}^1$ , $T_J = 150 \text{ }^\circ\text{C}$ , $T_A = 25 \text{ }^\circ\text{C}$	1584	mW
Safety Supply Current	$R_{\theta JA} = 78.9 \text{ }^\circ\text{C/W}^1$ , $V = 5\text{V}$ , $T_J = 150 \text{ }^\circ\text{C}$ , $T_A = 25 \text{ }^\circ\text{C}$	316.8	mA
Safety Temperature <sup>2)</sup>		150	$^\circ\text{C}$

- 1) Calculate with the junction-to-air thermal resistance,  $R_{\theta JA}$ , of SOP16(300mil) package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- 2) The maximum safety temperature has the same value as the maximum junction temperature ( $T_J$ ) specified for the device.




Figure 6.1 NSi823xC Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17).

### 6.3. Regulatory Information

The NSi823xC-DSWR are approved or pending approval by the organizations listed in table.

CUL	VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)
Single Protection, 5000V <sub>rms</sub> Isolation voltage	Single Protection, 5000V <sub>rms</sub> Isolation voltage	Reinforce Insulation 2121Vpeak, V <sub>IOSM</sub> =6250Vpeak
File (E500602)	File (E500602)	File (40052820)

## 7. Function Description

### 7.1. Overview

The NSi823xC is a Triple-channel digital isolator based on a capacitive isolation barrier technique. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSi823xC device is safety certified by UL1577 support 5kV<sub>rms</sub> insulation withstand voltages, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSi823xC is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 250kV/us. The NSi823xC device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSi823xC device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

The NSi823xC has a default output status when VDDIN is unready and VDDOUT is ready as shown in Table 7.1, which helps for diagnosis when power is missing at the transmitter side. The output B follows the same status with the input A after powering up.

Table 7.1 Output status vs. power status

<b>Input</b>	<b>EN<sub>x</sub></b>	<b>VDD1 status</b>	<b>VDD2 status</b>	<b>Output</b>	<b>Comment</b>
H	H or NC	Ready	Ready	H	Normal operation.
L	H or NC	Ready	Ready	L	
X	L	Ready	Ready	Z	Output Disabled, the output is high impedance
X	H or NC	Unready	Ready	L(NSi823xC0) H(NSi823xC1)	The output follows the same status with the input after input side VDD is powered on.
X	L	Unready	Ready	Z	Output Disabled, the output is high impedance
X	X	Ready	Unready	X	The output follows the same status with the input after output side VDD2 is powered on.

Note: H=Logic high; L=Logic low; X=Logic low or logic high  
VDD1 is input side power; VDD2 is output side power.

## 7.2. OOK Modulation

NSi823xC is based on a capacitive isolation barrier technique and the digital signal is modulated with RF carrier generated by the internal oscillator at the transmitter side, as shown in Fig.1, then it is transferred through the capacitive isolation barrier and demodulated at the receiver side. The modulation uses OOK modulation technique with key benefits of high noise immunity and low radiation EMI.




Figure 7.1 Single Channel Function Block Diagram




Figure 7.2 OOK Modulation

## 8. Application Note

### 8.1. Typical Application Circuit




Figure 8.1 Typical PWM isolation circuit for IPM

### 8.2. PCB Layout

The NSi823xC requires a  $0.1 \mu\text{F}$  bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 8.1 to Figure 8.2 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. To enhance the robustness of a design, the user may also include resistors ( $50\text{--}300 \Omega$ ) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately  $50 \Omega$ ,  $\pm 40\%$ . When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.




Figure 8.2 Recommended PCB Layout — Top Layer




Figure 8.3 Recommended PCB Layout — Bottom Layer

### 8.3. High Speed Performance




Figure8.4 Eye Diagram

### 8.4. Typical Supply Current Equations

The typical supply current of NSi823xC can be calculated using below equations.  $I_{DD1}$  and  $I_{DD2}$  are typical supply currents measured in mA, f is data rate measured in Mbps,  $C_L$  is the capacitive load measured in pF

#### NSi8230:

$$I_{DD1} = 0.19 * a1 + 1.45 * b1 + 0.82 * c1.$$

$$I_{DD2} = 1.36 + VDD2 * f * C_L * c1 * 10^{-9}$$

When a1 is the channel number of default state input at side 1, b1 is the channel number of non-default state input at side 1, c1 is the channel number of switch signal input at side 1.

#### NSi8231:

$$I_{DD1} = 0.87 + 1.26 * b1 + 0.63 * c1 + VDD1 * f * C_L * c2 * 10^{-9}$$

$$I_{DD2} = 0.87 + 1.26 * b2 + 0.63 * c2 + VDD2 * f * C_L * c1 * 10^{-9}$$

When b1 is the channel number of non-default state input at side 1, c1 is the channel number of switch signal input at side 1, b2 is the channel number of non-default state input at side 2, c2 is the channel number of switch signal input at side 2.

## 9. Package Information





Figure 9.1 SOP16(300mil) Package Shape and Dimension in millimeters



LAND PATTERN EXAMPLE(mm)



SOLDER MASK DETAILS


Figure 9.2 SOP16(300mil) Package Board Layout Example

## 10. Order Information

Part Number	Isolation Rating (kV)	Number of side 1 inputs	Number of side 2 inputs	Max Data Rate (Mbps)	Default Output State	Temperature	MSL	Package Type	Package Drawing	SPQ
NSi8230C0-DSWR	5	3	0	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000
NSi8230C1-DSWR	5	3	0	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000
NSi8231C0-DSWR	5	2	1	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000
NSi8231C1-DSWR	5	2	1	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.



### Part Number Rule:



## 11. Documentation Support

Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSi823xC	tbd	tbd	tbd	tbd


## 12. Tape and Reel Information



PRODUCT SPECIFICATION						
TAPE WIDTH	ØA $\pm 2.0$	ØN $\pm 2.0$	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	8.4 <sup>+1.5</sup> <sub>-0.0</sub>	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 <sup>+2.0</sup> <sub>-0.0</sub>	18.4		5.5
16MM	330	178	16.4 <sup>+2.0</sup> <sub>-0.0</sub>	22.4		5.5
24MM	330	178	24.4 <sup>+2.0</sup> <sub>-0.0</sub>	30.4		5.5
32MM	330	178	32.4 <sup>+2.0</sup> <sub>-0.0</sub>	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELLOW $10^{12}$	ANTISTATIC	ALL TYPES
B	$10^6$ TO $10^{11}$	STATIC DISSIPATIVE	BLACK ONLY
C	$10^5$ & BELOW $10^5$	CONDUCTIVE(GENERIC)	BLACK ONLY
E	$10^9$ TO $10^{11}$	ANTISTATIC(COATED)	ALL TYPES

Figure 12.1 Reel Information (for all packages)



- 1.10 sprocket hole pitch cumulative tolerance  $\pm 0.20$ .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481 requirements.
5. Thickness:  $0.30\pm 0.05$ mm.
6. Packing length per 22" reel: 378 Meters.(Rewind N=122 )
7. Component load per 13" reel: 1000 pcs.
8. Surface resistivity: $10^5\sim 10^{10}\Omega/\square$



W	$16.00\pm 0.20$
A0	$10.75\pm 0.10$
B0	$10.70\pm 0.10$
K0	$2.80\pm 0.10$
K1	$2.50\pm 0.10$




Figure 12.2 Tape Information of SOP16(300mil)

## 13. Revision History

Revision	Description	Date
1.0	Initial version	2021/12/17
1.1	Delate "Isolation barrier life: >60 years". Change DTI from 32 to 28, Change Min Storage Temperature to -65, add Junction Temperature, delate AEC-Q100 information.	2022/9/7
1.2	Update Regulatory Information and Safety Regulatory Approvals. Correct Typical Supply Current Equations and Figure5.8. Fixed the icon in section 5. Change the typical CMTI from 150 to 250 kV/us, change the minimum CMTI from 100 to 200 kV/us, change the maximum Data rate from 100 to 150 Mbps.	2023/5/30

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided.

Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense ([www.novosns.com](http://www.novosns.com)).

**Suzhou Novosense Microelectronics Co., Ltd**